# MM74C86 Quad 2-Input EXCLUSIVE-OR Gate

## FAIRCHILD

SEMICONDUCTOR

# **MM74C86 Quad 2-Input EXCLUSIVE-OR Gate**

### **General Description**

The MM74C86 employs complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption and high noise margin these gates provide basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No DC power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to  $V_{CC}$  and GND.

### **Features**

- Wide supply voltage range: 3.0V to 15V
- Guaranteed noise margin: 1.0V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power: TTL compatibility: Fan out of 2 driving 74L
- Low power consumption: 10 nW/package (typ.)
- The MM74C86 follows the MM74LS86 Pinout

### **Ordering Code:**

**Connection Diagram** 

Order Number	Package Number	Package Description			
MM74C86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74C86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
Device also available in Tana and Bool. Specify by appanding suffix latter "V" to the ordering and					

so available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

# GND 1B 2Y 2A Top View

### **Truth Table**

Inputs		Output
Α	В	Y
L	L	L
L	н	н
н	L	н
Н	Н	L

H = HIGH Level L = LOW Level

© 2002 Fairchild Semiconductor Corporation DS005887 www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Voltage at any Pin (Note 1)	–0.3V to V <sub>CC</sub> + 0.3V
Operating Temperature Range	$-55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line Package	700 mW
Small Outline	500 mW
Operating Range (V <sub>CC</sub> )	3.0V to 15V

Absolute Maximum (V <sub>CC</sub> )	18V
Lead Temperature	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be oper-ated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

ns

pF

pF

90

20

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO (	mos	<u>-</u>		ı		
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			V
		$V_{CC} = 10V$	8.0			
VIN(0)	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	V
		$V_{CC} = 10V$			2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			v
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_{O} = +10 \ \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = +10 \ \mu A$			1.0	
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	$V_{CC} = 15V$		0.01	15	μΑ
CMOS/LPT	TL INTERFACE	<b>I</b>				
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 4.75V$	V <sub>CC</sub> -1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 4.75V$			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75V$ , $I_{O} = -360 \ \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75 V$ , $I_{O} = 360 \ \mu A$			0.4	V
OUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)				
ISOURCE	Output Source Current	$V_{CC} = 5.0V, V_{OUT} = 0V$	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25^{\circ}C$	-1.75	-3.5		IIIA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA
	(P-Channel)	$T_A = 25^{\circ}C$	-6.0	-15		
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5.0V$ , $V_{OUT} = V_{CC}$	4.75	3.6		mA
	(N-Channel)	$T_A = 25^{\circ}C$	1.75	3.0		
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V$ , $V_{OUT} = V_{CC}$		16		mA
	(N-Channel)	$T_A = 25^{\circ}C$	8.0	10		mA
	ectrical Character C, $C_L = 50 \text{ pF}$ , unless otherwise spe	,				
	, CL COPI, anicos curior whole ope					
Symbol	Parameter	Conditions	Min	Тур	Max	Units


$I_{A} = 25^{\circ}C$	$I_A = 25^{\circ}C$ , $G_L = 50$ pF, unless otherwise specified				
Symbol	Parameter	Conditions	Min	Тур	N
t <sub>pd</sub>	Propagation Time to Logical	$V_{CC} = 5.0V$		110	1
	"1" or "0"	$V_{CC} = 10V$		50	
CIN	Input Capacitance	(Note 3)		5.0	


Per Gate (Note 4)  $\mathsf{C}_{\mathsf{PD}}$ Power Dissipation Capacitance Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note-AN-90.

www.fairchildsemi.com





www.fairchildsemi.com

4

