MXXIM

FOLLOWS DATA SHEET Low-Power, 12-Bit Sampling ADC with Internal Reference and Power-Down

General Description


The MAX191 is a monolithic, CMOS, 12-bit analog-todigital converter (ADC) featuring differential inputs, track/hold (T/H), internal voltage reference, internal or external clock, and parallel or serial µP interface. The MAX191 has a 7.5µs conversion time, a 2µs acquisition time, and a guaranteed 100ksps sample rate.

The MAX191 operates from a single +5V supply or from dual ±5V supplies, allowing ground-referenced bipolar input signals. The device features a logic power-down input, which reduces the 3mA V_{DD} supply current to 50µA max, including the internal-reference current.

Decoupling capacitors are the only external components needed for the power supply and reference. This ADC operates with either an external reference, or an internal reference that features an adjustment input for trimming system gain errors.

The MAX191 provides three interface modes: two 8-bit parallel modes, and a serial interface mode that is compatible with SPITM, QSPITM, and MICROWIRETM serialinterface standards.

> Applications Battery-Powered Data Logging PC Pen Digitizers High-Accuracy Process Control **Electromechanical Systems** Data-Acquisition Boards for PCs Automatic Testing Systems **Telecommunications** Digital Signal Processing (DSP) Functional Diagram



12-Bit Resolution, 1/2LSB Linearity

- +5V or ±5V Operation
- **Built-In Track/Hold**
- Internal Reference with Adjustment Capability
- Low Power: 3mA Operating Mode 20µA Power-Down Mode
- 100ksps Tested Sampling Rate
- Serial and 8-Bit Parallel µP Interface
- 24-Pin Narrow DIP and Wide SO Packages


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSB)
MAX191ACNG	0°C to +70°C	24 Narrow Plastic DIP	±1/2
MAX191BCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX191ACWG	0°C to +70°C	24 Wide SO	±1/2
MAX191BCWG	0°C to +70°C	24 Wide SO	±1
MAX191BC/D	0°C to +70°C	Dice*	±1
MAX191AENG	-40°C to +85°C	24 Narrow Plastic DIP	±1/2
MAX191BENG	-40°C to +85°C	24 Narrow Plastic DIP	±1
MAX191AEWG	-40°C to +85°C	24 Wide SO	±1/2
MAX191BEWG	-40°C to +85°C	24 Wide SO	±1
MAX191AMRG	-55°C to +125°C	24 Narrow CERDIP**	±1/2
MAX191BMRG	-55°C to +125°C	24 Narrow CERDIP**	±1
		DC	

* Dice are specified at $T_A = +25^{\circ}C$, DC parameters only.

** Contact factory for availability and processing to MIL-STD-883.

Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

M/XI/M

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468.

Features

ABSOLUTE MAXIMUM RATINGS

V _{DD} to DGND0.3V to +7V V _{SS} to AGND7V to +0.3V
V _{DD} to V _{SS}
AGND, VREF, REFADJ to DGND0.3V to (V _{DD} + 0.3V)
AIN+, AIN-, \overline{PD} to V _{SS} 0.3V to (V _{DD} + 0.3V)
CS, RD, CLK, BIP, HBEN, PAR, to DGND0.3V to (V _{DD} + 0.3V)
BUSY, D0–D7 to DGND0.3V to (V _{DD} + 0.3V)
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
Narrow Plastic DIP (derate 13.33mW/°C above +70°C)1067mW
Wide SO (derate 11.76mW/°C above +70°C)941mW
Narrow CERDIP (derate 12.50mW/°C above +70°C)1000mW

Operating Temperature Ranges

MAX191_C	0°C to +70°C
MAX191_E	-40°C to +85°C
MAX191_M	55°C to +125°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 1	0sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, V_{SS} = 0V \text{ or } -5V \pm 5\%, f_{CLK} = 1.6 \text{MHz}, 50\% \text{ duty cycle, AIN-} = AGND, BIP = 0V, slow-memory mode, internal-reference mode, reference compensation mode—external, synchronous operation, Figure 6, T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 2)			I			1
Resolution			12			Bits
Integral Nonlinearity	INL	MAX191A			±1/2	LSB
Integral Nonlinearity	IINL	MAX191B			±1	LJD
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error		MAX191A			±1	LSB
Oliset Ellor		MAX191B			±2	LSB
		MAX191A			±2	
Gain Error (Note 3)		MAX191B			±3	LSB
Gain-Error Tempco (Note 4)		Excludes internal-reference drift		±0.2		ppm/°C
DYNAMIC ACCURACY (sample r	ate = 100kHz	$V_{IN} = 4Vp-p$)				1
Signal-to-Noise plus Distortion Ratio	SINAD	1kHz input signal, T _A = +25°C	70			dB
Total Harmonic Distortion (up to the 5th Harmonic)	THD	1kHz input signal, T _A = +25°C			-80	dB
Spurious-Free Dynamic Range	SFDR	1kHz input signal, $T_A = +25^{\circ}C$	80			dB
CONVERSION RATE						1
Conversion Time (Note E)	t	Synchronous CLK (12 to 13 CLKs)	7.50		8.125	
Conversion Time (Note 5)	t _{CONV}	Internal CLK, C _L = 120pF	6	12	18	μs
Track/Hold Acquisition Time					2	μs
Aperture Delay				25		ns
Aperture Jitter				50		ps
External Clock Frequency Range (Note 6)	f _{CLK}		0.1		1.6	MHz

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5V \pm 5\%, V_{SS} = 0V \text{ or } -5V \pm 5\%, f_{CLK} = 1.6 \text{MHz}, 50\% \text{ duty cycle, AIN-} = AGND, BIP = 0V, slow-memory mode, internal-reference mode, reference compensation mode—external, synchronous operation, Figure 6, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUT			I			
Input Voltage Range (Note 7)			V _{SS}		V_{DD}	V
Input Leakage Current		$V_{IN} = V_{SS}$ to V_{DD}			±10	μΑ
Input Capacitance (Note 6)				45	80	pF
Small-Signal Bandwidth				2		MHz
INTERNAL REFERENCE						
VREF Output Voltage		$T_A = +25^{\circ}C$	4.076	4.096	4.116	V
		MAX191_C			50	
VREF Output Tempco (Note 8)		MAX191_E			60	ppm/°C
		MAX191_M			80	
Output Current Capability (Note 9)		$T_{A} = +25^{\circ}C$			2	mA
Load Regulation		$T_A = +25$ °C, $I_{OUT} = 0$ mA to 2mA			4	mV
Output Short-Circuit Current				18		mA
Capacitive Load Required		Reference compensation mode—external	4.7			μF
Power-Supply Rejection		$V_{DD} = \pm 5\%$, $V_{SS} = \pm 5\%$		±300		μV
REFADJ Input Adjustment Range (Note 10)			-60		30	mV
REFADJ Disable Threshold			4.5			V
REFADJ Output Voltage				2.4		V
REFADJ Input Current		REFADJ = 5V			60	μA
REFERENCE INPUT	I	1	1			1
Input Voltage Range		External-reference mode	2.5		5.0	V
Input Current		External-reference = 5V			1	mA
Input Resistance		External-reference mode	5	10		kΩ
LOGIC INPUTS						
Input Low Voltage	V _{IL}	CS, RD, CLK, HBEN, PAR, BIP			0.8	V
Input High Voltage	V _{IH}	CS, RD, CLK, HBEN, PAR, BIP	2.4			V
Input Current	I _{IN}	$V_{IN} = 0V \text{ to } V_{DD}$			±10	μA
	1	\overline{PD} = high/float			±200	
Input Current CLK	I _{IN}	PD = low		±0.1		μA
Input Capacitance (Note 6)	C _{IN}				10	pF
PD Input Low Voltage	V _{IL}				0.5	V
PD Input High Voltage	V _{IH}		4.5			V
PD Input Current	I _{IN}	$\overline{PD} = 0V \text{ to } V_{DD} \text{ (Note 11)}$			±20	μA
PD External Leakage for Float State (Note 12)		Maximum current allowed for "floating state"			±100	nA
PD Floating-State Voltage	V _{FLT}	Reference compensation mode—external		2.8		V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5V \pm 5\%, V_{SS} = 0V \text{ or } -5V \pm 5\%, f_{CLK} = 1.6 \text{MHz}, 50\% \text{ duty cycle}, \text{AIN-} = \text{AGND}, \text{BIP} = 0V$, slow-memory mode, internal-reference mode, reference compensation mode—external, synchronous operation, Figure 6, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
LOGIC OUTPUTS				1			
Output Low Voltage	Vol	$I_{OUT} = 1.6 \text{mA}$				0.4	V
Output High Voltage	VOH	I _{OUT} = -200μA		4.0			V
Three-State Leakage Current	١L	D0/D8-D7/DOUT				±10	μΑ
Three-State Output Capacitance (Note 6)	COUT					15	pF
POWER REQUIREMENTS							I
Positive Supply Voltage	V _{DD}			4.75		5.25	V
Negative Supply Voltage	Vss			-5.25		0	V
Positive Supply Current		$CS = \overline{RD} = V_{DD}$,	\overline{PD} = high/float		3	5	mA
Positive supply current	IDD	AIN = 5V, D0/D8-D7/	$\overline{PD} = Iow$		20	50	μA
Nagativa Supply Current	100	$DOUT = 0V \text{ or } V_{DD},$ HBEN = PAR = BIP	\overline{PD} = high/float		20	100	
Negative Supply Current	ISS	$= 0V \text{ or } V_{DD}$	$\overline{PD} = Iow$		1	20	μA
Positive Supply Rejection (Note 13)		FS change, V _{DD} = 5\	/ ±5%			±1/2	LSB
Negative Supply Rejection (Note 13)		FS change, $V_{SS} = -5V \pm 5\%$				±1/2	LSB

TIMING CHARACTERISTICS (Figures 6–10)

(V_{DD} =5V ±5%, V_{SS} = 0V or -5V ±5%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 14)

PARAMETER	SYMBOL	CONDITIONS	T _A = +2 MIN TYP	5°C MAX	MAX19 MIN TY			AX191M TYP MAX	UNITS
CS to RD Setup Time	t ₁		0		0		0		ns
RD to BUSY Delay	t2	$C_L = 50 pF$		120		140		160	ns
Data Access Time (Note 15)	t3	CL = 100pF		120		140		160	ns
RD Pulse Width	t4		150		150		150		ns
CS to RD Hold Time	t5		0		0		0		ns
Data Setup Time After BUSY (Note 15)	t6			80		100		120	ns
Bus-Relinquish Time (Note 16)	t7			100		110		120	ns
HBEN to RD Setup Time	t8		80		100		120		ns
HBEN to RD Hold Time	t9		0		0		0		ns
Delay Between Read Operations (Note 6)	t ₁₀		200		200		200		ns
Delay Between Conversions	t ₁₁		2		2		2		μs
Aperture Delay	t ₁₂	Jitter < 50ps	25						ns
CLK to BUSY Delay (Note 6)	t13			200		230		260	ns
SCLK _{OUT} to SSTRB Rise Delay	t14			100		130		150	ns
SCLK _{OUT} to SSTRB Fall Delay	t15			100		130		150	ns

4

TIMING CHARACTERISTICS (Figures 6–10) (continued)

 $(V_{DD} = 5V \pm 5\%, V_{SS} = 0V \text{ or } -5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted.) (Note 14)

PARAMETER	SYMBOL	CONDITIONS	T _A = +25°C MIN TYP MAX	MAX191C/E MIN TYP MAX	MAX191M MIN TYP MAX	UNITS
CS or RD Hold Time	t ₁₆		10	10	10	ns
CS or RD Setup Time	t17		150	150	150	ns
CS to DOUT Three-State	t19		100	110	120	ns
SCLK to SCLK _{OUT} Delay	t ₂₀		160	180	200	ns
SCLKOUT to DOUT Delay	t21		100	130	150	ns
SCLK to DOUT Delay	t ₂₂		240	260	280	ns
SCLK to SSTRB Delay	t23		260	310	350	ns

Note 1: Performance at power-supply tolerance limits guaranteed by power-supply rejection test.

Note 2: $V_{DD} = 5V$, $V_{SS} = 0V$, FS = VREF.

Note 3: FS = VREF, offset nulled, ideal last-code transition = FS - 3/2 LSB.

Note 4: Gain-Error Tempco = Δ GE is the gain-error change from T_A = +25°C to T_{MIN} or T_{MAX}.

Note 5: Conversion time defined as the number of clock cycles times the clock period; clock has a 50% duty cycle.

Note 6: Guaranteed by design, not production tested.

Note 7: AIN+, AIN- must not exceed supplies for specified accuracy.

Note 8: VREF TC = Δ T, where Δ VREF is reference-voltage change from T_A = +25°C to T_{MIN} or T_{MAX}.

Note 9: Output current should not change during conversion. This current is in addition to the current required by the internal DAC.

Note 10: REFADJ adjustment range is defined as the allowed voltage excursion on REFADJ relative to its unadjusted value of 2.4V. This will typically result in a 1.7 times larger change in the REF output (Figure 19a).

Note 11: This current is included in the PD supply current specification.

Note 12: Floating the \overline{PD} pin guarantees external compensation mode.

Note 13: $V_{REF} = 4.096V$, external reference.


Note 14: All input control signals are specified with $t_r = t_f = 5$ ns (10% to 90% of 5V) and timed from a voltage level of 1.6V.

Note 15: t₃ and t₆ are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

Note 16: t7 is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.







MAX191

M/IXI/N

_Pin Description

MAX191

PIN	NAME	FUNCTION
1	PD	Power-Down Input. A logic low at PD deactivates the ADC—only the bandgap reference is active. A logic high selects normal operation, internal-reference compensation mode. An open-circuit condition selects normal operation, external-reference compensation mode.
2	V _{SS}	Negative Supply, 0V to -5.25V
3	AIN+	Sampled Analog Input
4	AIN-	Analog Input Return. Pseudo-differential (see Gain and Offset Adjustment section).
5	VREF	Reference-Buffer Output for Internal Reference. Input for external reference when REFADJ is connected to V_{DD} .
6	REFADJ	Reference Adjust. Connect to V _{DD} to use an extended reference at VREF.
7	AGND	Analog Ground
8	BIP	BIP = low selects unipolar mode BIP = high selects bipolar mode (see <i>Gain and Offset Adjustment</i> section)
9	BUSY	BUSY Output is low during a conversion.
10	D0/D8	Three-State Data Outputs: LSB = D0
11	D1/D9	Three-State Data Outputs
12	DGND	Digital Ground
13	D2/D10	Three-State Data Outputs
14	D3/D11	Three-State Data Outputs: MSB = D11
15	D4	Three-State Data Output
16	D5/SSTRB	Three-State Data Output/Serial Strobe Output in serial mode
17	D6/SCLKout	Three-State Data Output/Serial Clock Output in serial mode
18	D7/DOUT	Three-State Data Output/Data Output in serial mode
19	RD	Read Input. In parallel mode, a low signal starts a conversion when \overline{CS} and HBEN are low (memory mode). RD also enables the outputs when \overline{CS} is low. In serial mode, \overline{RD} = low enables SCLK _{OUT} and SSTRB when CS is low. \overline{RD} = high forces SCLK _{OUT} and SSTRB into a high-impedance state.
20	CS	Chip-Select Input must be low for the ADC to recognize \overline{RD} and HBEN inputs in parallel mode. The falling edge of \overline{CS} starts a conversion in serial mode. \overline{CS} = high in serial mode forces SCLK _{OUT} , SSTRB, and DOUT into a high-impedance state.
21	HBEN	High-Byte Enable Input. In parallel mode, HBEN = high multiplexes the 4 MSBs of the conversion result into the lower bit outputs. HBEN = high also disables conversion starts. HBEN = low places the 8 LSBs onto the data bus. In serial mode, HBEN = low enables SCLK _{OUT} to operate during the conversion only, HBEN = high enables SCLK _{OUT} to operate continuously, provided \overline{CS} is low.
22	PAR	Sets the output mode. PAR = high selects parallel output mode. PAR = low selects serial output mode.
23	CLK/SCLK	Clock Input/Serial Clock Input in serial mode. An external TTL-/CMOS-compatible clock may be applied to this pin, or a capacitor (120pF nominal) may be connected between CLK and DGND to operate the internal oscillator.
24	V _{DD}	Positive Supply, +5V ±5%






Figure 1. Load Circuits for Access Time




Figure 2. Load Circuits for Bus-Relinquish Time

Detailed Description

The MAX191 uses successive approximation and input track/hold (T/H) circuitry to convert an analog input signal to a 12-bit digital output. Flexible control logic provides easy interface to microprocessors (μ Ps), so most applications require only the addition of passive components. No external hold capacitor is required for the T/H. Figure 3 shows the MAX191 in its simplest operational configuration.

Pseudo-Differential Input

The sampling architecture of the ADC's analog comparator is illustrated in the Equivalent Input Circuit (Figure 4). A capacitor switching between the AIN+ and AIN- inputs acquires the signal at the ADC's analog input. At the end of the conversion, the capacitor reconnects to AIN+ and charges to the input signal. An external input buffer is usually not needed for lowbandwidth input signals (<100Hz) because the ADC




Figure 3. Operational Diagram

disconnects from the input during the conversion. In unbuffered applications, an input filter capacitor reduces conversion noise, but also may limit input bandwidth.

When converting a single-ended input signal, AINshould be connected to AGND. If a differential signal is connected, consider that the configuration is pseudo differential—only the signal side to the input channel is held by the T/H. The return side (AIN-) must remain stable within ± 0.5 LSB (± 0.1 LSB for best results) with respect to AGND during a conversion. Accomplish this by connecting a 0.1μ F capacitor from AIN- to AGND.

Analog Input—Track/Hold

The T/H enters its tracking mode when the ADC is deselected (\overline{CS} pin is held high and \overline{BUSY} pin is high). Hold mode starts approximately 25ns after a conversion is initiated. The variation in this delay from one conversion to the next (aperture jitter) is about 50ps. Figures 6–10 detail the T/H and interface timing for the




Figure 4. Equivalent Input Circuit




Figure 5. Internal Clock Circuit

tection diodes are even slightly forward biased.

_Digital Interface

Starting a Conversion

In parallel mode, the ADC is controlled by the \overline{CS} , \overline{RD} , and HBEN inputs, as shown in Figure 6. The T/H enters hold mode and a conversion starts at the falling edge of \overline{CS} and \overline{RD} while HBEN (not shown) is low. BUSY goes low as soon as the conversion starts. On the falling edge of the 13th input clock pulse after the conversion starts, BUSY goes high and the conversion result is latched into three-state output buffers. In serial mode, the falling edge of \overline{CS} initiates a conversion, and the T/H enters hold mode. Data is shifted out serially as the conversion proceeds (Figure 10). See the *Parallel Digital-Interface Mode* and *Serial-Interface Mode* sections for details.

Internal/External Clock

Figure 5 shows the MAX191 clock circuitry. The ADC includes internal circuitry to generate a clock with an external capacitor. As indicated in the *Typical Operating Characteristics*, a 120pF capacitor connected between the CLK and DGND pins generates a 1MHz nominal clock frequency (Figure 5).

Alternatively, an external clock (between 100kHz and 1.6MHz) can be applied to CLK. When using an external clock source, acceptable clock duty cycles are

various interface modes.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. Acquisition time is calculated by: $t_{ACQ} = 10(R_S + R_{IN})C_{HOLD}$ (but never less than 2µs), where $R_{IN} = 2k\Omega$, $R_S =$ source impedance of the input signal, and $C_{HOLD} = 32pF$ (see Figure 4).

Input Bandwidth

The ADC's input tracking circuitry has a 1MHz typical large-signal bandwidth characteristic, and a 30V/µs slew rate. It is possible to digitize high-speed transients and measure periodic signals with bandwidths exceeding the ADC's sample rate of 100ksps by using undersampling techniques. Note that if undersampling is used to measure high-frequency signals, special care must be taken to avoid aliasing errors. Without adequate input bandpass filtering, out-of-band signals and noise may be aliased into the measurement band.

Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and V_{SS} , allow AIN+ to swing from (V_{SS} - 0.3V) to (V_{DD} + 0.3V) with no risk of damage to the ADC. However, for accurate conversions near full scale, AIN+ should not exceed the power supplies by more than 50mV because ADC accuracy is affected when the pro-






Figure 6. CS, RD, and CLK Synchronous Operation

between 45% and 55%.

Clock and Control Synchronization

For best analog performance on the MAX191, the clock should be synchronized to the conversion start signals (CS and RD) as shown in Figure 6. A conversion should not be started in the 50ns before a clock edge nor in the 100ns after it. This ensures that CLK transitions are not coupled to the analog input and sampled by the T/H. The magnitude of this feedthrough can be a few millivolts. When the clock and conversion start signals are synchronized, small end-point errors (offset and full-scale) are the most that can be generated by clock feedthrough. Even these errors (which can be trimmed out) can be avoided by ensuring that the start of a conversion (RD or CS falling edge) does not occur close to a clock transition (Figure 6), as described above.

Parallel Digital-Interface Mode

Output-Data Format

The data output from the MAX191 is straight binary in the unipolar mode. In the bipolar mode, the MSB is inverted (see Figure 22). The 12 data bits can be output either in two 8-bit bytes or as a serial output. Table 1 shows the data-bus output format.

A 2-byte read uses outputs D7–D0. Byte selection is controlled by HBEN. When HBEN is low, the lower 8 bits appear at the data outputs. When HBEN is high, the upper 4 bits appear at D0-D3 with the leading 4 bits low in locations D4–D7.

Timing and Control

Conversion-start and data-read operations are controlled by the HBEN, \overline{CS} , and \overline{RD} digital inputs. A logic low is required on all three inputs to start a conversion, and once the conversion is in progress it cannot be

10

restarted. BUSY remains low during the entire conversion cycle.

The timing diagrams of Figures 7–10 outline two parallel-interface modes and one serial mode.

Slow-Memory Mode

In slow-memory mode, the device appears to the μ P as a slow peripheral or memory. Conversion is initiated with a read instruction (see Figure 7 and Table 2). Set the PAR pin high for parallel interface mode. Beginning with HBEN low, taking \overline{CS} and \overline{RD} low starts the conversion. The analog input is sampled on the falling edge of \overline{RD} . BUSY remains low while the conversion is in progress. The previous conversion result appears at the digital outputs until the end of conversion, when BUSY returns high. The output latches are then updated with the newest results of the 8 LSBs on D7–D0. A second read operation with HBEN high places the 4 MSBs, with 4 leading 0s, on data outputs D7–D0. The second read operation does not start a new conversion because HBEN is high.

ROM Mode

As in slow-memory mode, D7–D0 are used for 2-byte reads. A conversion starts with a read instruction with HBEN and \overline{CS} low. The T/H samples the input on the falling edge of \overline{RD} (see Figure 8 and Table 3). PAR is set high. At this point the data outputs contain the 8 LSBs from the previous conversion. Two more read operations are needed to access the conversion result. The first occurs with HBEN high, where the 4 MSBs with 4 leading 0s are accessed. The second read, with HBEN low, outputs the 8 LSBs and also starts a new conversion.

Figure 9 and Table 4 show how to read output data within one conversion cycle without starting another conversion. Trigger the falling edge of a read on the ris-






Figure 7. Slow-Memory Mode Timing




Figure 8. ROM Mode Timing




Figure 9. ROM Mode Timing, Reading Data without Starting a Conversion




Figure 10. Serial-Interface Mode Timing Diagram (\overline{RD} = low)

Table 1. Data-Bus Output, $\overline{CS} = \overline{RD} = Low$

PIN NAME	D7/DOUT	D6/SCLKout	D5/SSTRB	D4	D3/D11	D2/D10	D1/D9	D0/D8
HBEN = 0, PAR = 1, PARALLEL MODE	D7	D6	D5	D4	D3	D2	D1	D0
HBEN = 1, PAR = 1, PARALLEL MODE	Low	Low	Low	Low	D11	D10	D9	D8
HBEN = X, PAR = 0, SERIAL MODE, $\overline{RD} = 0$	DOUT	SCLKOUT	SSTRB	Low	Low	Low	Low	Low
HBEN = X, PAR = 0, SERIAL MODE, \overline{RD} = 1	DOUT	Three- Stated	Three- Stated	Low	Low	Low	Low	Low

Note: D7/DOUT-D0/D8 are the ADC data output pins.

D11–D0 are the 12-bit conversion results. D11 is the MSB.

DOUT = Three-state data output. Data output in serial mode.

 $\mathsf{SCLK}_\mathsf{OUT}$ = Three-state data output. Clock output in serial mode.

SSTRB = Three-state data output. Strobe output in serial mode.

Table 2. Slow-Memory Mode, 2-Byte Read Data-Bus Status

PIN NAME	D7/DOUT	D6/SCLKOUT	D5/SSTRB	D4	D3/D11	D2/D10	D1/D9	D0/D8
FIRST READ (New Data)	D7	D6	D5	D4	D3	D2	D1	D0
SECOND READ (New Data)	Low	Low	Low	Low	D11	D10	D9	D8


Table 3. ROM Mode, 2-Byte Read Data-Bus Status

PIN NAME	D7/DOUT	D6/SCLK _{OUT}	D5/SSTRB	D4	D3/D11	D2/D10	D1/D9	D0/D8
FIRST READ (Old Data)	D7	D6	D5	D4	D3	D2	D1	D0
SECOND READ (New Data)	Low	Low	Low	Low	D11	D10	D9	D8
THIRD READ (New Data)	D7	D6	D5	D4	D3	D2	D1	D0

Table 4. ROM Mode, 2-Byte Read Data-Bus Status without Starting a Conversion Cycle

PIN NAME	D7/DOUT	D6/SCLK _{OUT}	D5/SSTRB	D4	D3/D11	D2/D10	D1/D9	D0/D8
FIRST READ (Old Data)	D7	D6	D5	D4	D3	D2	D1	DO
SECOND READ (New Data)	D7	D6	D5	D4	D3	D2	D1	D0
THIRD READ (New Data)	Low	Low	Low	Low	D11	D10	D9	D8

M/IXI/M



ing edge of the first clock cycle after conversion end (when BUSY goes high). As mentioned previously, two more read operations (after BUSY goes high) are needed to access the conversion results. The only difference is that now the low byte can be read first. This happens by allowing the first read operation to occur with HBEN low, where the 8 LSBs are accessed. The second read, with HBEN high, accesses the 4 MSBs with 4 leading 0s.

Serial-Interface Mode

The serial mode is compatible with Microwire, SPI and QSPI serial interfaces. In addition, a framing signal (SSTRB) is provided that allows the devices to interface with the TMS320 family of DSPs. Set PAR low for serial mode. A falling edge on \overline{CS} causes the T/H to sample the input (Figure 10). Conversion always begins on the next falling edge of SCLK, regardless of where CS occurs. The DOUT line remains high-impedance until a conversion begins. During the MSB decision, DOUT remains low (leading 0), while SSTRB goes high to indicate that a data frame is beginning. The data is available at DOUT on the rising edge of SCLK (SCLK_{OUT} when using an internal clock) and transitions on the falling edge. DOUT remains low after all data bits have been shifted out, inserting trailing 0s in the data stream until CS returns high. The SCLK_{OUT} signal is synchronous with the internal or external clock.

For interface flexibility, DOUT, SCLK_{OUT} and SSTRB signals enter a high-impedance state when \overline{CS} is high. When \overline{CS} is low, \overline{RD} controls the status of SCLK_{OUT} and SSTRB outputs. A logic low \overline{RD} enables SCLK_{OUT} and SSTRB, while a logic high forces both outputs into a high-impedance state. Also, with \overline{CS} low and HBEN high, SCLK_{OUT} drives continuously, regardless of conversion status. This is useful with µPs that require a




Figure 12. $f_{SCLK}(MAX)$ is limited by the setup time required by the serial data input to the μP .

continuous serial clock. If \overline{CS} and HBEN are low, SCLK_{OUT} is output only during the conversion cycle, while the converter internal clock runs continuously. This is useful for creating a simple serial-to-parallel interface without shift-register overflow (Figure 11).

Maximum Clock Rate in Serial Mode

The maximum SCLK rate depends on the minimum setup time required at the serial data input to the μ P and the ADC's DOUT to SCLK delay (t₂₂) (see Figure 12). The maximum fSCLK is as follows:




Figure 13. Common Serial-Interface Connections to the MAX191

$f_{SCLK}(MAX) = (1/2) \times 1/(t_{SU}(M) + t_{22})$

where $t_{su}(M)$ is the minimum data-setup time required at the serial data input to the μ P. For example, Motorola's MC68HC11A8 data book specifies a 100ns minimum data-setup time. Using the worst case for a military grade part of $t_{22} = 280$ ns (see *Timing Characteristics*) and substituting in the above equation indicates a maximum SCLK frequency of 1.3MHz.

Using the MAX191 with SPI, QSPI and MICROWIRE Serial Interfaces

Figure 13 shows interface connections to the MAX191 for common serial-interface standards.

SPI and MICROWIRE (CPOL=0, CPHA=0)

The MAX191 is compatible with SPI, QSPI and MICROWIRE serial-interface standards. When using SPI or QSPI, two modes are available to interface with the MAX191. You can set CPOL = 0 and CPHA = 0 (Figure 14a), or set CPOL = 1 and CPHA = 1 (Figure 14b). When using CPOL = 0 and CPHA = 0, the conversion begins on the first falling edge of SCLK following CS going low. Data is available from DOUT on the rising edge of SCLK, and transitions on the falling edge. Two consecutive 1-byte reads are required to get the full 12 bits from the ADC. The first byte contains the following, in this order: a leading unknown bit (DOUT will still be high-impedance on the first bit), a 0, and the six MSBs. The second byte contains the remaining six LSBs and two trailing 0s.

SPI (CPOL=1, CPHA=1)

Setting CPOL = 1 and CPHA = 1 starts the clock high during a read instruction. The MAX191 will shift out a leading 0 followed by the 12 data bits and three trailing 0s (Figure 14b).

QSPI

Unlike SPI, which requires two 1-byte reads to acquire the 12 bits of data from the ADC, QSPI allows the minimum number of clock cycles required to clock in the data (Figure 15).

TMS320 Serial Interface

///XI//

Figure 13d shows the pin connections to interface the MAX191 to the TMS320. Since the MAX191 makes data available on the rising edge of SCLK and the TMS320 shifts data in on the falling edge of CLKR, use CLKX of the DSP to drive SCLK, and CLKX to drive the DSP's CLKR input. The inverter's propagation delay also provides more data-setup time at the DSP. For example, with no inverter delay, and using t_{22} = 280ns and f_{SCLK} = 1.6MHz, the available setup time before the SCLK transition is:

setup time = $1/(2 \times f_{SCLK}) - t_{22} = 1/(2 \times 1.6E6) - 280ns = 32ns$ This still exceeds the 13ns minimum DR setup time before the CLKR goes low (tsu(DR)), however, a generic 74HC04 provides an additional 20ns setup time (see Figure 13d).

Figure 16 shows the DSP interface timing characteristics. The DSP begins clocking data in on the falling edge of CLKR after the falling edge of SSTRB.




Figure 14. SPI/MICROWIRE Serial-Interface Timing




Figure 15. QSPI Serial-Interface Timing




Figure 16. TMS320 Interface Timing

Following the data transfer, the DSP receive shift register (RSR) contains a 16-bit word consisting of the 12 data bits, MSB first, followed by four trailing 0s.


Applications Information

Power-On Initialization

When the +5V power supply is first applied to the MAX191, perform a single conversion to initialize the ADC (the BUSY signal status is undefined at power-on). Disregard the data outputs.

Power-Down Mode

In some battery-powered systems, it is desirable to power down or remove power from the ADC during inactive periods. To power down the MAX191, drive PD low. In this mode, all internal ADC circuitry is off except the reference, and the ADC consumes less than 50µA max (assuming all signals CS, RD, CLK, and HBEN are static and within 200mV of the supplies). Figure 17 shows a practical way to drive the PD pin. If using inter-







nal reference compensation, drive \overline{PD} between V_{DD} and DGND with a μP I/O pin or other logic device (Figure 17a). For external-reference compensation mode, use the circuit in Figure 17b to drive \overline{PD} between DGND and the floating voltage of \overline{PD} . An alternative is to drive \overline{PD} with three-state logic or a switch, provided the off leakage does not exceed 100nA.

Internal Reference


The internal 4.096V reference is available at VREF and must be bypassed to AGND with a 4.7 μ F low-ESR capacitor (less than 1/2 Ω) in parallel with a 0.1 μ F capacitor, unless internal-reference compensation mode is used (see the *Internal Reference Compensation* section). This minimizes noise and maintains a low reference impedance at high frequencies. The reference output can be disabled by connecting REFADJ to V_{DD} when using an external reference.


Reference-Compensation Modes

Power-down performance can be optimized for a given conversion rate by selecting either internal or external reference compensation.

Internal Compensation

The connection for internal compensation is shown in Figure 18a. In this mode, the reference stabilizes quickly enough so that a conversion typically starts within 35µs after the ADC is reactivated (PD pulled high). In this compensation mode, the reference buffer requires longer recovery time from SAR transients, therefore requiring a slower clock (and conversion time). With internal reference compensation, the typical conversion time rises to 25µs (Figure 18b). Figure 18c illustrates the typical average supply current vs. conversion rate,








Figure 18b. Low Average-Power Mode Operation (Internal Compensation)

which can be achieved using power-down between conversions.

External Compensation

Figure 19a shows the connection for external compensation with reference adjustment. In this mode, an external 4.7μ F capacitor compensates the reference output amplifier, allowing for maximum conversion speed and lowest conversion noise. However, when reactivating the ADC after power-down, the reference takes typically 2ms to fully charge the 4.7μ F capacitor, so more time is required before a conversion can start (Figure 19b). Thus, the average current consumed in power-up/powerdown operations is higher in external compensation mode than in internal compensation mode.


Gain and Offset Adjustment


Figure 20 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 22 shows the bipolar I/O transfer function. Code transitions occur halfway between successive integer LSB values. Note that 1LSB = 1.00mV (4.096V/4096) for unipolar operation and 1LSB = 1.00mV ((4.096V/2 - -4.096V/2)/4096) for bipolar operation.

Figures 19a and 21a show how to adjust the ADC gain in applications that require full-scale range adjustment. The connection shown in Figure 21a provides $\pm 0.5\%$ for ± 20 LSBs of adjustment range and is recommended for applications that use an external reference. On the other hand, Figure 19a is recommended for applications that use the internal reference, because it uses fewer external components.

If both offset and full scale need adjustment, the circuit in Figure 21b is recommended. For single-supply










Figure 19a. External-Compensation Mode with Internal Reference Adjustment Circuit

ADCs, it is virtually impossible to null system negative offset errors. However, the MAX191 input configuration is pseudo-differential—only the difference in voltage between AIN+ and AIN- will be converted into its digital representation. By applying a small positive voltage to AIN-, the 0 input voltage at AIN+ can be adjusted to above or below AIN- voltage, thus nulling positive or negative system offset errors. R9 and R10 can be removed for applications that require only positive system errors to be nulled. To trim the offset error of the MAX191, apply 1/2LSB to the analog input and adjust R6 so the digital output code changes between 000 (hex) and 001 (hex). To adjust full scale, apply FS - 1 1/2LSBs and adjust R2 until the output code changes




Figure 19b. Low Average-Power Mode Operation (External Compensation)

between FFE (hex) and FFF (hex). Because interaction occurs between adjustments, offset should be adjusted before gain. For an input gain of two, remove R7 and R8.

The MAX191 accepts input voltages from AGND to VDD while operating from a single supply, and VSS to VDD when operating from dual supplies. Figure 22 shows the bipolar input transfer function with AIN- connected to midscale for single-supply operation and connected to GND operating from dual supplies. When operating from a single supply, the MAX191 can be configured for bipolar operation on its pseudo-differential input. Instead of using AIN- as an analog input return, AINcan be set to a different positive potential voltage above ground (BIP pin is set high). The sampled analog input (AIN+) can swing to any positive voltage above and below AIN-, and the ADC performs bipolar conversions with respect to AIN-. When operating from dual supplies, the MAX191 full-scale range is from -VREF/2 to +VREF/2.

Digital Bus Noise

If the data bus connected to the ADC is active during a conversion, crosstalk from the data pins to the ADC comparator may generate errors. Slow-memory mode avoids this problem by placing the μ P in a wait state during the conversion. In ROM mode, if the data bus is active during the conversion, it should be isolated from the ADC using three-state drivers.

The ADC generates considerable digital noise in ROM mode when RD or CS go high and the output data drivers are disabled after a conversion has started. This noise can cause large errors if it occurs when the SAR latches a comparator decision. To avoid this problem,




Figure 20. Unipolar Transfer Function




Figure 21a. Trim Circuit for Gain (±0.5%)

 $\overline{\text{RD}}$ and $\overline{\text{CS}}$ should be active for less than one clock cycle. If this is not possible, $\overline{\text{RD}}$ or $\overline{\text{CS}}$ should go high at the rising edge of CLK, since the comparator output is always latched on falling edges of CLK.

Layout, Grounding, Bypassing

Use printed circuit boards for best system performance.

Downloaded from Elcodis.com electronic components distributor




Figure 21b. Offset (±10mV) and Gain (±1%) Trim Circuit

Wire-wrap boards are not recommended. Board layout should ensure that digital- and analog-signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 23 shows the recommended system ground connections. Establish a single-point ground ("star" ground point) at AGND, separate from the logic ground. Connect all other analog grounds and DGND to it. No other digital-system ground should be connected to this single-point analog ground. The ground return to the power supply for this star ground should be low impedance and as short as possible for noise-free operation.

High-frequency noise in the VDD power supply may affect the high-speed comparator in the ADC. Bypass these supplies to the single-point analog ground with




Figure 22. Bipolar Transfer Function




Figure 23. Power-Supply Grounding Connection



 0.01μ F and 10μ F bypass capacitors. Minimize capacitor lead lengths for best supply-noise rejection. If the +5V power supply is very noisy, a 10Ω resistor can be connected as a lowpass filter to filter out supply noise (Figure 23).

Dynamic Performance

High-speed sampling capability and throughput make the MAX191 ideal for wideband signal processing. To support these and other related applications, Fast Fourier Transform (FFT) test techniques guarantee the ADC's dynamic frequency response, distortion, and noise at the rated throughput. Specifically, this involves applying a low-distortion sine wave to the ADC input and recording the digital conversion results for a specified time. The data is then analyzed using an FFT algorithm, which determines its spectral content. Conversion errors are then seen as spectral elements outside the fundamental input frequency. FFT plots are shown in the *Typical Operating Characteristics*.

ADCs have traditionally been evaluated by specifications such as zero and full-scale error, integral nonlinearity (INL), and differential nonlinearity (DNL). Such parameters are widely accepted for specifying performance with DC and slowly varying signals, but are less useful in signal-processing applications where the ADC's impact on the system transfer function is the main concern. The significance of various DC errors does not translate well to the dynamic case, so different tests are required.

Signal-to-Noise Ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other A/D output signals, except signal harmonics. Signal-to-Noise + Distortion ratio (SINAD) is the same as the SNR, but includes signal harmonics.

The theoretical minimum A/D noise is caused by quantization error and is a direct result of the ADC's resolution: SNR = (6.02n + 1.76) dB, where n is the number of bits of resolution. 74dB is the SNR of a perfect 12-bit ADC.

By transposing the equation that converts resolution to SNR we can compute the effective resolution or the "effective number of bits" the ADC provides from the measured SNR:

$$n = (SNR - 1.76)/6.02$$

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal (in the frequency band above DC and below one-half the sample rate) to the fundamental itself. This expressed as:

$$\mathsf{THD} = 20\log\left[\sqrt{(\mathsf{V}_2^2 + \mathsf{V}_3^2 + \mathsf{V}_4^2 + \mathsf{V}_5^2 + \ldots + \mathsf{V}_n^2)} / \mathsf{V}_1 \right]$$

where V_1 is the fundamental RMS amplitude and V_2 to V_n are the amplitudes of the 2nd through nth harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually this peak occurs at some harmonic of the input frequency. But if the ADC is exceptionally linear, it can occur at a random peak in the ADC's noise floor.

Opto-Isolated A/D Interface

Many industrial applications require isolation to prevent excessive current flow where ground disparities exist between the ADC and the rest of the system. In Figure 24, a MAX250 and four 6N136 opto-couplers create an






Figure 24. Isolated Data-Acquisition Circuit



SUBSTRATE CONNECTED TO VDD

Package Information



MAX191