
MN3646 2880-Bit High-Responsivity CCD Linear Image Sensor

Overview

The MN3646 is a 2880-pixel high sensitivity CCD linear image sensor combining photo-sites using low dark output floating photodiodes and CCD analog shift registers for read out. It provides large output at a high S/N ratio for visible light inputs over a wide range of wavelength.


Features

- 2880 floating photodiodes and n-channel buried type CCD shift registers for read out are integrated in a single chip.
- Operates on +5V single power supply and can driven by 5V CMOS logic.
- Use of photodiodes with a new structure has made the dark output voltage very low.
- Has a smooth spectral response that is close to the sensitivity of the human eye in the entire visible region.
- Large signal output of typically 1200mV at saturation can be obtained.
- Since a compensation output pin (DS) is provided in addition to the signal output pin (OS), it is possible to obtain a signal with a high S/N ratio by carrying out differential amplification of the OS and DS outputs.





Measurement of position and dimensions of



7

MN3646

Parameter	Symbol	Rating	Unit
D	V _{DD}	- 0.3 to +8.0	V
Power supply voltage	V _{OD}	- 0.3 to +8.0	V
Input pin voltage	VI	- 0.3 to +8.0	V
Output pin voltage	Vo	- 0.3 to +8.0	v
Operating temperature range	Topr	-20 to + 60	°C
Storage temperature range	T _{stg}	-40 to +100	°C

■ Absolute Maximum Ratings (Ta=25°C, V_{SSA}=V_{SSD}=0V)

Operating Conditions

• Voltage conditions (Ta=-20 to +60°C, V_{SSA}=V_{SSD}=0V)

Parameter	Symbol	Condition	min	typ	max	Unit
Internal digital circuit power supply voltage	V_{DD}	V V	4.5	5.0	5.5	V
CCD output circuit power supply voltage	V _{OD}	V _{DD} =V _{OD}	4.5	5.0	5.5	V
CCD shift register clock High level	$V_{\phi H}$		4.5	5.0	5.5	V
CCD shift register clock Low level	$V_{{^{\varnothing}L}}$		0	0.2	0.5	V
Shift gate clock High level	V_{SH}		4.5	5.0	5.5	V
Shift gate clock Low level	V_{SL}		0	0.2	0.5	V
Reset gate clock High level	V_{RH}		4.5	5.0	5.5	V
Reset gate clock Low level	V _{RL}		0	× 0.2	0.5	V
Boot gate clock High level	V _{BH}		4.5	5.0	5.5	V
Boot gate clock Low level	V _{BL}		6	0.2	0.5	V

• Timing conditions (Ta=-20 to +60°C)

• Timing conditions (Ta=2	0 to +60°		6	<u>[</u>]		
Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock frequency	f _c	$f_c = 1/2T$, $f_R = 1/T = data rate$	40	250	1000	kHz
Reset clock frequency	f _R	See timing diagram. Note 1	80	500	2000	kHz
Shift register clock rise time	tør		0	60	100	ns
Shift regisster clock fall time	tøf	See timing diagram	0	60	100	ns
Shift clock rise time	tsr		0	50	100	ns
Shift clock fall time	tsf	White.	0	50	100	ns
Shift clock set up time	t _{Ss}	See timing diagram		100	1000	ns
Shift clock pulse width	tsw	Note 2	100	200	500	μs
Shift clock hold time	tsh	ist all	0	1.0	10	μs
Reset clock rise time	t _{Rr}	1,100	0	20	50	ns
Reset clock fall time	tRf		0	20	50	ns
Reset clock set up time	tRf tRs	See timing diagram	50	100	_	ns
Reset clock pulse width	t _{Rw}		60	250		ns
Reset clock hold time	t Rh		20	_		ns
Boost clock rise time	tBr		0	20	50	ns
Boost clock fall time	$t_{\rm Bf}$	Que d'active d'access	0	20	50	ns
Boosst clock set up time	tBs	See timing diagram	20	30	_	ns
Reseet active period	trbw	Note 5	100	_	_	ns
Boost clock hold time	t_{Bh}		200	—	—	ns

Note 1) Since the dark output of the CCD shift register region increases and the dynamic range decreases as the shift register clock frequency f_C becomes lower, use the device in the range of f_C at which the required dynamic range can be obtained.

Note 2) Care should be taken because making the shift clock pulse width tsw smaller has the tendency to increase the lag (= the image left over from the signal scanned during the previous period).

Note 3) A step will be present in the reset pulse waveform if the boost clock set up time t_{Bs} becomes too long.

Electrical Characteristics

• Clock input capacitance

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock input capacitance	Cø		_	550	650	pF
Shift gate clock input capacitance	Cs	f=1MHz	_	150	200	pF
Reset gate clock input capacitance	CR	T=IMHZ	_	15	30	pF
Boost gate clock input capacitance	Св		—	20	30	pF

• DC characteristics (Ta=-20 to +60°C, V_{SSA}=V_{SSD}=0V)

Parameter	Symbol	Condition		min	typ	max	Unit
Digital power supply current	I _{DD}	$V_{DD} = V_{OD} = +5V$		-	0.5	1.0	mA
Analog power supply current	Iod	f _R =500kHz		_	1.5	3.0	mA

Optical Characteristics

<Inspection conditions>

- Ta=25°C, $V_{DD}=V_{OD}=5V$, $V_{\theta H}=V_{SH}=V_{BH}=5V$ (pulse), fc=250kHz, fr=500kHz, T_{int} (accumulation time)=10ms
- Light source: Red-color LED (Peak wavelength: 660nm±10nm)
- Optical system: A slit with an aperture dimensions of 20mm × 20mm is used at a distance of 200mm from the sensor (equivalent to F=10).
- Load resistance = 100k Ohms
- These specifications apply to the 2880 valid pixels excluding the dummy pixels D1 to D6.

Parameter	Symbol	Condition	min	typ	max	Unit
Responsivity	R	Continuon	170	210	250	V/lx· s
Photo response non-uniformity	PRNU	Note 1	4	_	10	%
Odd/even bit non-uniformity	O/E	Note 2	<u>p`</u>	_	3	%
Saturation output voltage	Vsat	Note 3	800	1200	_	mV
Saturation exposure	SE	Note 3	3.2	5.7	_	mlx∙s
Dark signal output voltage	Vdrk	Dark condition, see Note 4	_	0.2	1.0	mV
Dark signal output non-uniformity	DSNU	Dark condition, see Note 4	_	0.1	2.0	mV
Shift register total transfer efficiency	STTE	NILL CO	92		_	%
Output impedance	Zo		_	1.0	1.5	kΩ
Dynamic range	DR	Note 5	_	6000	_	
Signal output pin DC level	Vos	Note 6	1.5	2.5	3.5	v
Compensation output pin DC level	V _{DS}	Note 6	1.5	2.5	3.5	v
Signal and compensation output pin DC level difference	$ V_{OS} - V_{DS} $	Note 6	_	30	100	mV

Note 1) The photo response non-uniformity (PRNU) is defined by the following equation, where X_{ave} is the average output voltage of the 2880 valid pixels and Δx is the absolute value of the difference between X_{ave} and the voltage of the maximum (or minimum) output pixel, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

$$PRNU = \frac{\triangle x}{X_{ave}} \times 100 \, (\%)$$

The incident light intensity shall be 50% of the standard saturation light intensity.

Note 2) The odd/even bit non-uniformity (O/E) is defined by the following equation, where X_{ave} is the average output voltage of the 2880 valid pixels and Xn is the output voltage of the 'n'th pixel, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

$$O/E = \frac{\sum_{n=1}^{2879} |Xn - Xn + 1|}{2879 \times X_{ave}} \times 100 \ (\%)$$

In other words, this is the value obtained by dividing the average of the output difference between the odd and even pixels by the average output voltage of all the valid pixels. The incident light intensity shall be 50% of the standard saturation light intensity.

Optical Characteristics (continued)

- Note 3) The Saturation output voltage (V_{SAT}) is defined as the output voltage at the point when the linearity of the photoelectric characteristics cannot be maintained as the incident light intensity is increased. (The light intensity of exposure at this point is called the saturation exposure.)
- Note 4) The dark signal output voltage (VDRK) is defined as the average output voltage of the 2880 pixels in the dark condition at Ta=25°C and Tint=10ms. Normally, the dark output voltage doubles for every 8 to 10°C rise in Ta, and is proportional to T_{int}.


The dark signal output non-uniformity (DSNU) is defined as the difference between the maximum output voltage among all the valid pixels and V_{DRK} in the dark condition at Ta=25°C and T_{int}=10ms.



Note 5) The dynamic range is defined by the following equation.

$$DR = \frac{V_{SAT}}{V_{DRK}}$$

Since the dark signal voltage is proportional to the accumulation time, the dynamic range becomes wider when the accumulation time is shorter.



		level (V_{OS}) and the compensation output pi	in DC level (V_{DS}) are the voltage values shown in the
followin	ng figure.		
-	γ $\Gamma\gamma$ Γ	T T Reset feed DS	
OS		through level	
	```	Vos	
V _{SS} –			
Pin Descrip	otions	$\mathcal{L}(\mathcal{L})^{*} X^{*}$	n DC level (V _{DS} ) are the voltage values shown in the
Pin No.	Symbol	Pin name	Condition
1	OS	Signal output	NY 10
2	DS	Compensation output	
3	V _{SSD}	Digital ground	Ground pin for the internal digital circuit.
4	RS	Reset clock	Ground pin for the internal digital circuit.
5	ВТ	Boost clock	
6	NC	Non connection	
7	NC	Non connection	
8	NC	Boost clock Non connection Non connection Transfer clock (Phase 1) Shift clock Non connection	
9	Ø	Transfer clock (Phase 1)	
10	Ø _{SG}	Shift clock	
11	NC	Non connection	
12	NC	Non connection	
13	Ø ₂	Transfer clock (Phase 2)	
14	NC	Non connection	
15	NC	Non connection	
16	NC	Non connection	
17	NC	Non connection	
18	NC	Non connection	
19	RD	Reset drain	Apply capacitance of 3,300pF externally.
20	V _{OD}	Analog power supply	
21	V _{DD}	Digital power supply	
22	V _{SSA}	Analog ground	Ground pin for the internal analog circuit.

Note 1) It is possible to expect improvement in the S/N ratio by connecting separately the analog power supply pins (Vod, VSSA) and the digital power supply pins ( $V_{DD}$ ,  $V_{SSD}$ ) respectively to the analog side pattern and the digital side pattern on the circuit board for driving the CCD.

Note 2) Connect all NC pins externally to V_{SSA}.

The MN3646 can be made up of the three sections of-a) photo detector region, b) CCD transfer region (shift register), and c) output region.

- a) Photo detector region
- The photoelectric conversion device consists of a 7µm floating photodiode and a 3µm channel stopper for each pixel, and 2880 of these devices are linearly arranged side by side at a pitch of 10µm.
- The photo detector's windows are  $10\mu m \times 200\mu m$  rectangle and light incident on areas other than these windows is optically shut out.
- The photo detector is provided with 13 optically shielded pixels (black reference pixels) which serve as the black reference.
- b) CCD Transfer region (shift register)
- The light output that has been photoelectrically converted is

transferred to the CCD transfer for each odd and even pixel at the timing of the shift clock ( $\phi_{SG}$ ). The optical signal electric charge transferred to this analog shift register is successively transferred out and guided to the output region.

- A buried type CCD that can be driven by a two phase clock  $(\phi_1, \phi_2)$  is used for the analog shift register.
- c) Output region
- The signal charge that is transferred to the output region is sent to the detector where impedance transformation is done using two source follower stages.
- The DC level component and the clock noise component not containing optical signals are output from the DS pin.
- By carrying out differential amplification of the two outputs OS and DS externally, it is possible to obtain an output signal with a high S/N ratio by reducing the clock noise, etc.

■ Timing Diagram (1) I/O timing

> (Tint.) RS ուռուդուռուդո DS OS 13 14 15

> > Black reference pixel signal (for 13 pixels)

Blank feed (for 16 pixels) ion Tim

2 3

Invalid pixel signal

(for 3 pixels)

Valid pixel signa

(for 2880 pixels)


Invalid pixel signal

(for 3 pixels)

Note) Repeat the transfer pulses (ø1) for more than 1460 periods.

st information

# (2) Drive timing



# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
  - Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - · Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.