

# PS21963/-A/-C

TRANSFER-MOLD TYPE  
INSULATED TYPE

## PS21963-A



### INTEGRATED POWER FUNCTIONS

600V/10A low-loss 5<sup>th</sup> generation IGBT inverter bridge for three phase DC-to-AC power conversion

### INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS


- For upper-leg IGBTs : Drive circuit, High voltage isolated high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs : Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling : Corresponding to an SC fault (Lower-leg IGBT) or a UV fault (Lower-side supply).
- Input interface : 3V, 5V line (High Active).

## APPLICATION

AC100V~200V three-phase inverter drive for small power motor control.

Fig. 1 PACKAGE OUTLINES (PS21963)

Dimensions in mm



# PS21963/-A/-C

TRANSFER-MOLD TYPE  
INSULATED TYPE

Fig. 2 LONG TERMINAL TYPE PACKAGE OUTLINES (PS21963-A)

Dimensions in mm




Fig. 3 ZIGZAG TERMINAL TYPE PACKAGE OUTLINES (PS21963-C)

Dimensions in mm




Fig. 4 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)





Fig. 5 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT



# PS21963/-A/-C

TRANSFER-MOLD TYPE  
INSULATED TYPE

**MAXIMUM RATINGS** ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)

**INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
VCC	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
VCES	Collector-emitter voltage		600	V
$\pm I_C$	Each IGBT collector current	$T_C = 25^\circ\text{C}$	10	A
$\pm I_{CP}$	Each IGBT collector current (peak)	$T_C = 25^\circ\text{C}$ , less than 1ms	20	A
Pc	Collector dissipation	$T_C = 25^\circ\text{C}$ , per 1 chip	27.0	W
Tj	Junction temperature	(Note 1)	-20~+125	$^\circ\text{C}$

**Note 1:** The maximum junction temperature rating of the power chips integrated within the DIP-IPM is  $150^\circ\text{C}$  (@  $T_C \leq 100^\circ\text{C}$ ). However, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to  $T_{j(\text{ave})} \leq 125^\circ\text{C}$  (@  $T_C \leq 100^\circ\text{C}$ ).


**CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC	20	V
VdB	Control supply voltage	Applied between VUFB-U, VVFB-V, VWFB-W	20	V
Vin	Input voltage	Applied between UP, VP, WP, UN, VN, WN-VNC	-0.5~Vd+0.5	V
VFO	Fault output supply voltage	Applied between FO-VNC	-0.5~Vd+0.5	V
Ifo	Fault output current	Sink current at FO terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~Vd+0.5	V

**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Self protection supply voltage limit (short circuit protection capability)	$V_D = 13.5\sim 16.5\text{V}$ , Inverter part $T_j = 125^\circ\text{C}$ , non-repetitive, less than $2\mu\text{s}$	400	V
Tc	Module case operation temperature	(Note 2)	-20~+100	$^\circ\text{C}$
Tstg	Storage temperature		-40~+125	$^\circ\text{C}$
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minutes, All connected pins to heat-sink plate	1500	Vrms

**Note 2:** Tc measurement point



**PS21963/-A/-C**

**TRANSFER-MOLD TYPE  
INSULATED TYPE**

**THERMAL RESISTANCE**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R <sub>th(j-c)Q</sub>	Junction to case thermal resistance (Note 3)	Inverter IGBT part (per 1/6 module)	—	—	3.7	°C/W
R <sub>th(j-c)F</sub>		Inverter FWD part (per 1/6 module)	—	—	4.5	°C/W

**Note 3:** Grease with good thermal conductivity should be applied evenly with about +100μm~+200μm on the contacting surface of DIP-IPM and heat-sink.

The contacting thermal resistance between DIP-IPM case and heat sink (R<sub>th(c-f)</sub>) is determined by the thickness and the thermal conductivity of the applied grease. For reference, R<sub>th(c-f)</sub> (per 1/6 module) is about 0.3°C/W when the grease thickness is 20μm and the thermal conductivity is 1.0W/m·k.

**ELECTRICAL CHARACTERISTICS (T<sub>j</sub> = 25°C, unless otherwise noted)**

**INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 5V	—	1.70	2.20	V
		I <sub>C</sub> = 10A, T <sub>j</sub> = 25°C I <sub>C</sub> = 10A, T <sub>j</sub> = 125°C	—	1.80	2.30	
V <sub>EC</sub>	FWD forward voltage	T <sub>j</sub> = 25°C, -I <sub>C</sub> = 10A, V <sub>IN</sub> = 0V	—	1.70	2.20	V
t <sub>on</sub>	Switching times	V <sub>CC</sub> = 300V, V <sub>D</sub> = V <sub>DB</sub> = 15V I <sub>C</sub> = 10A, T <sub>j</sub> = 125°C, V <sub>IN</sub> = 0 ↔ 5V Inductive load (upper-lower arm)	0.60	1.10	1.70	μs
t <sub>rr</sub>			—	0.30	—	μs
t <sub>c(on)</sub>			—	0.40	0.60	μs
t <sub>off</sub>			—	1.50	2.10	μs
t <sub>c(off)</sub>			—	0.50	0.80	μs
I <sub>CES</sub>			Collector-emitter cut-off current	V <sub>CE</sub> = V <sub>CES</sub>	—	—
	T <sub>j</sub> = 25°C T <sub>j</sub> = 125°C	—		—	10	

**CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I <sub>D</sub>	Circuit current	V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 5V	—	—	2.80	mA	
		Total of V <sub>P1</sub> -V <sub>NC</sub> , V <sub>N1</sub> -V <sub>NC</sub> V <sub>UFB</sub> -U, V <sub>VFB</sub> -V, V <sub>WFB</sub> -W	—	—	0.55		
		V <sub>D</sub> = V <sub>DB</sub> = 15V V <sub>IN</sub> = 0V	—	—	2.80	mA	
		Total of V <sub>P1</sub> -V <sub>NC</sub> , V <sub>N1</sub> -V <sub>NC</sub> V <sub>UFB</sub> -U, V <sub>VFB</sub> -V, V <sub>WFB</sub> -W	—	—	0.55		
V <sub>FOH</sub>	Fo output voltage	V <sub>SC</sub> = 0V, Fo terminal pull-up to 5V by 10kΩ	4.9	—	—	V	
V <sub>FOL</sub>		V <sub>SC</sub> = 1V, I <sub>FO</sub> = 1mA	—	—	0.95	V	
V <sub>SC(ref)</sub>	Short circuit trip level	T <sub>j</sub> = 25°C, V <sub>D</sub> = 15V (Note 4)	0.43	0.48	0.53	V	
I <sub>IN</sub>	Input current	V <sub>IN</sub> = 5V	0.70	1.00	1.50	mA	
U <sub>VDBt</sub>	Control supply under-voltage protection	T <sub>j</sub> ≤ 125°C	Trip level	10.0	—	12.0	V
U <sub>VDBr</sub>			Reset level	10.5	—	12.5	V
U <sub>VDt</sub>			Trip level	10.3	—	12.5	V
U <sub>VDr</sub>			Reset level	10.8	—	13.0	V
t <sub>FO</sub>	Fault output pulse width	(Note 5)	20	—	—	μs	
V <sub>th(on)</sub>	ON threshold voltage	Applied between U <sub>P</sub> , V <sub>P</sub> , W <sub>P</sub> , U <sub>N</sub> , V <sub>N</sub> , W <sub>N</sub> -V <sub>NC</sub>	—	2.1	2.6	V	
V <sub>th(off)</sub>	OFF threshold voltage		0.8	1.3	—	V	
V <sub>th(hys)</sub>	ON/OFF threshold hysteresis voltage		0.35	0.65	—	V	

**Note 4:** Short circuit protection is functioning only for the lower-arms. Please select the external shunt resistance such that the SC trip-level is less than 1.7 times of the current rating.

**5:** Fault signal is asserted corresponding to a short circuit or lower side control supply under-voltage failure.



# PS21963/-A/-C


TRANSFER-MOLD TYPE  
INSULATED TYPE

## MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition	Limits			Unit
		Min.	Typ.	Max.	
Mounting torque	Mounting screw : M3 (Note 6) Recommended : 0.69 N·m	0.59	—	0.78	N·m
Weight		—	10	—	g
Heat-sink flatness	(Note 7)	-50	—	100	μm

**Note 6 :** Plain washers (ISO 7089~7094) are recommended.

**Note 7 :** Flatness measurement position



## RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage	Applied between P-N	0	300	400	V
V <sub>D</sub>	Control supply voltage	Applied between VP1-V <sub>N</sub> C, VN1-V <sub>N</sub> C	13.5	15.0	16.5	V
V <sub>DB</sub>	Control supply voltage	Applied between VUFB-U, VVFB-V, VWFB-W	13.0	15.0	18.5	V
ΔV <sub>D</sub> , ΔV <sub>DB</sub>	Control supply variation		-1	—	1	V/μs
t <sub>dead</sub>	Arm shoot-through blocking time	For each input signal, T <sub>c</sub> ≤ 100°C	1.5	—	—	μs
I <sub>O</sub>	Output r.m.s. current	V <sub>CC</sub> = 300V, V <sub>D</sub> = V <sub>DB</sub> = 15V, P.F = 0.8, sinusoidal PWM, T <sub>j</sub> ≤ 125°C, T <sub>c</sub> ≤ 100°C (Note 8)				Arms
		f <sub>PWM</sub> = 5kHz	—	—	5.0	
		f <sub>PWM</sub> = 15kHz	—	—	3.0	
P <sub>WIN(on)</sub>	Allowable minimum input pulse width	(Note 9)	0.5	—	—	μs
P <sub>WIN(off)</sub>			0.5	—	—	
V <sub>N</sub> C	V <sub>N</sub> C voltage variation	Between V <sub>N</sub> C-N (including surge)	-5.0	—	5.0	V


**Note 8 :** The allowable r.m.s. current value depends on the actual application conditions.

**9 :** IPM might not make response if the input signal pulse width is less than the recommended minimum value.

**PS21963/-A/-C**

TRANSFER-MOLD TYPE  
INSULATED TYPE


Fig. 6 THE DIP-IPM INTERNAL CIRCUIT



**Fig. 7 TIMING CHART OF THE DIP-IPM PROTECTIVE FUNCTIONS**


**[A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)**

- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. Fo timer starts ( $t_{FO(min)} = 20\mu s$ ).
- a6. Input "L" : IGBT OFF.
- a7. Input "H".
- a8. IGBT OFF in spite of input "H".



**[B] Under-Voltage Protection (Lower-side, UVd)**


- b1. Control supply voltage rising : After the voltage level reaches  $UV_{Dr}$ , the circuits start to operate when next input is applied.
- b2. Normal operation : IGBT ON and carrying current.
- b3. Under voltage trip ( $UV_{Dt}$ ).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo output ( $t_{FO} \geq 20\mu s$  and Fo output continuously during UV period).
- b6. Under voltage reset ( $UV_{Dr}$ ).
- b7. Normal operation : IGBT ON and carrying current.






**[C] Under-Voltage Protection (Upper-side, UVDB)**

- c1. Control supply voltage rises : After the voltage reaches UVDBr, the circuits start to operate when next input is applied.
- c2. Normal operation : IGBT ON and carrying current.
- c3. Under voltage trip (UVDBt).
- c4. IGBT OFF in spite of control input signal level, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr).
- c6. Normal operation : IGBT ON and carrying current.



**Fig. 8 RECOMMENDED MCU I/O INTERFACE CIRCUIT**



**Note :** The setting of RC coupling at each input (parts shown dotted) depends on the PWM control scheme and the wiring impedance of the printed circuit board.  
The DIP-IPM input section integrates a 3.3kΩ (min) pull-down resistor. Therefore, when using an external filtering resistor, pay attention to the turn-on threshold voltage.

**Fig. 9 WIRING CONNECTION OF SHUNT RESISTOR**





Fig. 10 AN EXAMPLE OF TYPICAL DIP-IPM APPLICATION CIRCUIT



- Note 1** : To prevent malfunction, the wiring of each input should be as short as possible (2~3cm).  
**2** : By virtue of integrating HVIC inside, direct coupling to MCU without opto-coupler or transformer isolation is possible.  
**3** : Fo output is open drain type, it should be pulled up to a 5V supply with an approximately 10kΩ resistor.  
**4** : The logic of input signal is high-active. The DIP-IPM input signal section integrates a 3.3kΩ (min) pull-down resistor. If using external filtering resistor, ensure the voltage drop of ON signal not below the threshold value.  
**5** : To prevent malfunction of protection, the wiring of A, B, C should be as short as possible.  
**6** : Please set the filter R1C4 time constant such that the IGBT can be interrupted within 2μs.  
**7** : Each capacitor should be located as nearby the pins of the DIP-IPM as possible.  
**8** : To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 pins should be as short as possible. Approximately a 0.1~0.22μF snubber capacitor between the P&N1 pins is recommended.  
**9** : Make external wiring connection between VNO and VNC terminals as shown in Fig.9.  
**10** : Two Vnc terminals (9 & 16 pin) are connected inside DIP-IPM, please connect either one to the 15V power supply GND outside and leave another one open.  
**11** : It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.