

C<sup>2</sup>MOS DIGITAL INTEGRATED CIRCUIT  
SILICON MONOLITHIC

# TC40H074P/F


TC40H074 DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

The TC40H074 is a D-type flip-flop containing two circuits which permits clear and preset operations.

\*1 ... Set **CLEAR** and **PRESET** to "H" level.

D-MODE (\*1)


$t_n$	$t_{n+1}$	
D	Q	$\bar{Q}$
L	L	H
H	H	L




R-S MODE (\*2)

INPUTS		OUTPUTS	
CLEAR	PRESENT	$\bar{Q}$	Q
H	L	L	H
L	H	H	L
L	L	H	H
H	H	D - MODE	

\*2 ... Set D and CLOCK to "H" or "L" level.




DIP14(3D14A-P)



MFP14(F14GB-P)


BLOCK DIAGRAM



MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>DD</sub>	V <sub>SS</sub> -0.5~V <sub>SS</sub> +10	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.5~V <sub>DD</sub> +0.5	V
Output Voltage	V <sub>OUT</sub>	V <sub>SS</sub> -0.5~V <sub>DD</sub> +0.5	V
Input Current	I <sub>IN</sub>	±10	mA
Power Dissipation	P <sub>D</sub>	300(DIP)/180(MFP)	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temp./Time	T <sub>sol</sub>	260°C • 10 sec	

LOGIC DIAGRAM



\* ALL INPUTS ARE EQUIPPED WITH PROTECTION CIRCUIT.

# TC40H074P/F

## RECOMMENDED OPERATING CONDITIONS (V<sub>SS</sub>=0.0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>DD</sub>	-	2.0	-	8.0	V
Input Voltage	V <sub>IN</sub>	-	0.0	-	V <sub>DD</sub>	V
Operating Temperature	T <sub>opr</sub>	-	-40	-	85	°C

## ELECTRICAL CHARACTERISTICS (V<sub>SS</sub>=0.0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	V <sub>DD</sub> (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V <sub>OH</sub>	I <sub>OUT</sub>   < 1μA V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OUT</sub>   < 1μA V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I <sub>OH</sub>	V <sub>OH</sub> =4.6V V <sub>IH</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I <sub>OL</sub>	V <sub>OL</sub> =0.4V V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	1.4	-	1.1	-	-	0.8	-	mA
Input Voltage	"H" Level V <sub>IH</sub>	I <sub>OUT</sub>   < 1μA V <sub>OH</sub> =4.5V	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level V <sub>IL</sub>	V <sub>OL</sub> =0.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level I <sub>IH</sub>	V <sub>IH</sub> =8.0V	8	-	0.3	-	10 <sup>-5</sup>	0.3	-	1.0	μA
	"L" Level I <sub>IL</sub>	V <sub>IL</sub> =0.0V	8	-	-0.3	-	-10 <sup>-5</sup>	-0.3	-	-1.0	
Quiescent Supply Current	I <sub>DD</sub>	*V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	-	5.0	-	10 <sup>-2</sup>	5.0	-	25.0	μA


\*All valid input combinations

## SWITCHING CHARACTERISTICS (T<sub>a</sub>=25°C, V<sub>SS</sub>=0.0V, C<sub>L</sub>=15pF)


CHARACTERISTIC	SYMBOL	TEST CONDITION	V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	UNIT		
Output Rise Time	t <sub>or</sub>		5	-	27	40	ns		
Output Fall Time	t <sub>of</sub>		5	-	27	40			
Propagation Delay Time	(Low-High)	t <sub>pLH</sub>	CLOCK-Q, $\bar{Q}$	5	-	49	72	ns	
	(High-Low)	t <sub>pHL</sub>		5	-	43	65		
	(Low-High)	t <sub>pLH</sub>		CLEAR PRESET -Q, $\bar{Q}$	5	-	33		50
	(High-Low)	t <sub>pHL</sub>			5	-	59		88
Min. Pulse Width	t <sub>w</sub>	CLEAR, PRESET	5	-	20	32	ns		
Max. Clock Rise Time	t <sub>rφ</sub>	CLOCK	5	1.0	-	-	μs		
Max. Clock Fall Time	t <sub>fφ</sub>								
Min. Data Setup Time	t <sub>set-up</sub>	D-CLOCK	5	-	16	25	ns		
Min. Data Hold Time	t <sub>hold</sub>	CLOCK-D	5	-	-	0	ns		
Max. Clock Frequency	f <sub>MAXφ</sub>		5	10	20	-	MHz		
Input Capacitance	C <sub>IN</sub>			-	5		pF		
Clear and Preset Removal Time	t <sub>rem</sub>		5	-	19	35	ns		

# TC40H074P/F


## SWITCHING TIME TEST WAVEFORM



$t_{pd} - V_{DD}$



$t_{pd} - V_{DD}$



# TC40H074P/F

