
TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA

C²MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H074P/F

TC40H074 DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR


-					
ti		uits whi	.ch per	mits o	e flip-flop containing clear and preset opera-
ئے ا				ΕO	"H" level.
н	tn	tn +	1		$t_n - t_{n+1}$
	D	Q	ব		
	L	L	Н		
⊪	н	н	- T		CLOCK
F	R-S MOD	E (*2)	0		_
$ \Gamma$	INI	PUTS	OUTP	UTS	*2 Set D and CLOCK
	CLEAR	PRESENT	वि	Q	to "H" or "L"
	н	L	L	н	level.
	L	н	Н	L]
	Ŀ	L	н	н]
	ННН		D - MODE		



BLOCK DIAGRAM


MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V	
Input Voltage	VIN	V _{SS} -0.5~V _{DD} +0.5	v	
Output Voltage	Vout	V _{SS} -0.5∿V _{DD} +0.5	v	
Input Current	IIN	±10	mA	
Power Dissipation	PD	300(DIP)/180(MFP)	mW	
Storage Temperature	Tstg	- 65 ∿ 150	°C	
Lead Temp./Time	Tsol	260°C • 10 sec		



TOSHIBA

LOGIC DIAGRAM



TC40H074P/F

RECOMMENDED OPERATING CONDITIONS (VSS=0.0V) CHARACTERISTIC TEST CONDITION SYMBOL MIN. TYP. MAX. UNIT Supply Voltage 2.0 8.0 V v_{DD} -Input Voltage V_{IN} -0.0 VDD v -Operating Temperature °C 85 Topr -40 _ -

ELECTRICAL CHARACTERISTICS $(V_{SS}=0.0V)$


CHARACTERISTIC	SYMBOL TEST CONE	TEST CONDITION	V _{DD}	-40°C		25°C			85°C		UNIT
CHARACTERISTIC	JIFBOL	TEST CONDITION	(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	UNII
High Level Oumoput Voltage	v _{OH}	I _{OUT} <1µA V _{IN} =V _{SS} ,V _{DD}	5	4.95		4.95	5.0	· _	4,95	-	v
Low Level Output Voltage	v _{ol}	I _{OUT} <1µA V _{IN} =V _{SS} ,V _{DD}	5	-	0.05	-	0.0	0.05		0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IH} =V _{SS} ,V _{DD}	5	-0.52	-	-0.44		-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} ,V _{DD}	5	1.4	-	1.1		-	0.8	-	
Input "H" Level	VIH	I _{OUT} <1µA	5	4.0	+	4.0		-	4.0	_	v
Voltage "L" Level	VIL	V _{OH} =4.5V V _{OL} =0.5V	5	-	1.0	-		1.0	-	1.0	v
Input "H" Level Current "L"	I _{IH}	V _{IH} =8.0V	8	-	0.3	-	10-5	0.3	-	1.0	μA
Current "L" Level	IIL	V _{IL} =0.0V	8	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	, pr.
Quiescent Supply Current	IDD	*V _{IN} =V _{SS} ,V _{DD}	5	-	5.0	-	10-2	5.0	-	25.0	μA

*All valid input combinations SWITCHING CHARACTERISTICS (Ta=25°C, VSS=0.0V, CL=15pF)


CHARACTERISTIC		SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		tor		5	-	27	40	ns
Output Fall Time		tof		5	-	27	40	
	(Low-High)	tpLH	CLOCK-Q, Q	5	-	49	72	ns
Propagation Delay Time	(High-Low)	t _{pHL}	- $ -$	5	-	43	65	
	(Low-High)	tpLH	pLH $\overline{\text{CLEAR}}$ -0, $\overline{0}$	5	-	33	50	
	(High-Low)	tpHL		5	-	59	88	
Min. Pluse Width		tw	CLEAR , PRESET	5		20	32	ns
Max. Clock Rise Time Max. Clock Fall Time		trø tfø	CLOCK	5	1.0	-	-	μs
Min. Data Setup Time		tset-up	D-CLOCK	5	-	16	25	ns
Min. Data Hold Time		thold	CLOCK-D	5	-	-	0	ns
Max. Clock Frequency		fmaxø		5	10	20	-	MHz
Input Capacitance		CIN			_	5		pF
Clear and Preset Renoval Time		trem		5	-	19	35	ns

TOSHIBA

TC40H074P/F



tpd - V_{DD}



t_{pd} - V_{DD} Ta = 25 °C $C_{\rm L} = 15 \, p F$ TIME TYPICAL 150 CLEAR - Q.Q PROPAGATION DELAY PRESENT (8 100 tpd tpHL 50 tpLH 0 2 4 6 8 SUPPLY VOLTAGE V_{DD} (V)

- 85 -

TC40H074P/F

