TOSHIBA TC9216P,17P/F

TOSHIBA DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9216P, TC9217P, TC9217F

HIGH SPEED PLL FOR DTS


TC9216P, TC9217P, TC9217F are a high speed PLL-LSI with built-in 2 modulus prescaler. Each function is controlled through 3 serial bus lines and high performance digital tuning system can be constituted.

FEATURES

- Suitable for DTS of Hi-Fi tuner and car stereo
- Built-in prescaler, and it can operate 30~140MHz (2 modulus type) at FM band and 0.5~40MHz (2 modulus type or direct frequency dividing type) at AM band.
- Built-in 16bit programmable counter, two parallel outputs phase comparator, crystal oscillator and reference counter.
- Crystal resonator can be used 4.5MHz or 7.2MHz.
- 15 kinds of reference frequency can be selected. (when crystal is used 4.5MHz) (Ref = 0.5k, 1k, 2.5k, 3k, 3.125k, 3.90625k, 5k, 6.25k, 7.8125k, 9k, 10k, 12.5k, 25k, 50k, 100kHz)
- Frequency measurement (HFC_{IN}, LFC_{IN}) of intermediate frequency etc. and periodic measurement (SCIN) of low frequency pilot signal etc. are possible by built-in 16bit universal type frequency counter.

(Note: TC9216P does not have periodic measurement function.)

- Built-in abundant general purpose input/output terminal and usable for control radio circuit part.
- All of function controls are performed through 3 serial bus lines.
- Operating voltage range : $V_{DD} = 5.0 \pm 0.5V$, and it is CMOS structure.
- Package is DIP-16 pin (TC9216P) and DIP-20 pin (TC9217P) and SOP-20 pin (TC9217F).




Weight DIP16-P-300-2.54A : 1.0g (Typ.) DIP20-P-300-2.54A : 1.4g (Typ.)

SOP20-P-300-1.27 : 0.48g (Typ.)

980508EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


PIN CONNECTION



980508EBA2'

The products described in this document are subject to foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.

BLOCK DIAGRAM



(Note) Mark terminals are not existence in TC9216P.
Terminal name of TC9216P is shown in parentheses.
Others are common terminals.

PIN FUNCTION

PIN	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
No. 1	XT	Crystal Oscillator	Crystal resonator of 7.2MHz or 4.5MHz shall be connected	V _{DD} V _{DD}
2	ΧT	Terminal	to this terminal to generate reference frequency and internal clock.	XT XT
3	DATA	Serial Data Input/ Output	Serial I/O port. Serial data transfer is performed between controller	V _{DD} V _{DD}
4	CLOCK	Clock Signal Input	and these terminals to control universal counter and I/O port, and sets frequency	
5	PERIOD	Period Signal Input	dividing numbers and frequency dividing mode.	DATA CLOCK, PERIOD
6	OT-1		These terminals are CMOS	Voo
7	OT-2	General Purpose	structure and used as output of control signal etc.	V _{DD}
8	OT-3	Output Port	They are set to "L" level at power "ON". (OT-4 of TC9216P can be used	
9 (-)	OT-4		by switching DO2.)	
10 (9)	I/O-5	General Purpose I/O	These terminals are CMOS structure and can be used freely as input or output. It becomes input port at	V _{DD}
11	I / O-6	Port	power "ON". (Exclusive terminal of I/O port is only I/O-5 in TC9216P.)	
12 (-)	I / O-7 · SC _{IN}	General Purpose I/O Port/Universal Counter Periodic Measurement Input	This terminal is general purpose I/O port. It can be also used as signal input terminal which performs periodic measurement of low frequency signal by program control. (Note)It is set input mode of I/O port at power "ON".	V _{DD}

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS	
13 (-)	I / O-8 · HFC _{IN}	General Purpose I/O port/Universal	These terminals are general purpose I/O ports. They can be also used as input terminals for frequency measurement of universal counter by program control. Frequency measurement is available for intermediate frequency measurement etc.	V _{DD}	
14 (10)	I / O-9 · LFC _{IN} (I / O-6 · LFC _{IN})	Counter Frequency Measurement Input	It is with built-in amp. and can operate small amplitude signal with capacitor coupling. (TC9216P does not have HFCIN input.) (Note)It is set input mode of I/O port at power "ON".		
15 (11)	AM _{IN}	Programmable	The local oscillator signal of each FM/AM band is input to these terminals. It is with	VDD	
16 (12)	FM _{IN}	Counter Input	built-in amp. and can operate small amplitude signal with capacitor coupling.		
18 (14)	DO1	Phase Comparator	These terminals are tristate outputs of phase comparator. DO1 and DO2 are parallel	V _{DD} ←	
19 (15)	DO2 (DO2 · OT-4)	Output (General Purpose Output Port)	output. (DO2 of TC9216P can be also used as general purpose output port by program control.)		
17 (13) 20 (16)	gnd V _{DD}	Power Supply Terminal	Power supply voltage of 5.0V ± 10% is applied to this terminal.	-	

- (*) No.1~8 pins are common terminals of TC9216P, TC9217P, TC9217F.
 (*) Terminal name and number of TC9216P are shown in parentheses.

OPERATING DESCRIPTION

O Serial I/O port

Each function is controlled by the data setting to a pair of 24bit registers, total of 48 bits. Each data of these registers is exchanged with controller side by 3 terminals of DATA, CLOCK and PERIOD through serial port.

Address 8 bits and data 24 bits, total of 32 bits, are transferred in serial at the same time. Since all functions are controlled in the unit of register, so here explanations of address 8 bits and each register function are described chiefly. These registers are constituted in unit of 24 bits and selected by address of 8 bits. Address assignment table of each register is shown as the allocation of register in next page.

REGISTER	ADDRESS	CONSTITUTION OF 24BIT	NUMBER OF BIT
		Setting of PLL frequency dividing number.	16
		Selection of reference frequency.	4
Input	DOLL	Setting of PLL input and operation mode.	2
Register-1	D0H	Selection of crystal oscillation frequency.	1
		Out-control OC.	1
			(Total of 24)
		Control of universal counter (Control of	9
		PLL lock detection bit is included.)	
Input	D2H	Test bit	1
Register-2		I/O port control	5
		Output data	9
			(Total of 24)
	D1H	Data of Register-1	24
	(OC = 1)	(Mode B)	(Total of 24)
Output		Count data of universal counter	18
Register	D1H	PLL lock detection data	2
	(OC = 0)	Unused	4
		(Mode A)	(Total of 24)
Output		Data of Register-2	19
Output	D3H	Input data	5
Register			(Total of 24)

Input data is latched to register-1 or -2 at the fall timing of PERIOD signal and each function is operated.

Each output data is latched to output register in parallel at the fall timing of the 9th of CLOCK signal and output from DATA terminal serially. Serial data of DATA, CLOCK and PERIOD is synchronized with crystal oscillation clock and taken into the internal circuit of LSI. By this reason if crystal oscillation is stopped, serial data can not be input.

(Note) When power is turned on, some internal circuits have undefined states to set internal circuit states, execute a dummy data transfer at least once before performing regular data transfer.

	NSB	*3) (C_6) O1 O2 O3 O4 (C_7) (C_7) (C_7) (C_7) (C_8) (C_8) (C_8) ol Output Port Data	1 114 115 OVER 8USY ENA- UN "0" "0" "0" "0" "0" C. Lock Detection Data Unused *3) (CB) O1 O2 O3 O4 (45) (45) (45) (8) (8) (8)	P14 P15 R0 R1 R2 R3 FM Mc Reference Programmable Code Data Counter Mode	MSB	0 0 0 0 0 0 0 0 0
ALLOCATION OF REGISTER	P15 R0 R1 R2 R3 FM Mod Reference Programmable Code Data Counter Mode	*3 O1 O2 O3 O4 O5 O5 O5 Output Port Data	f15 OVER BUSY ENA-LOOK "0" "0" Lock Detection Data Unus	Go G1 CM0 CM1 CM2 (*2) HFC LFC "0" TEST (*2) (*2) (*2) (*2) (*2) (*3) (*3) (*3) (*3) (*3) (*3) (*3) (*3	P15 R0 R1 R2 R3 FM Mod Reference Programmable Code Data Counter Mode	* * * * * * * * * * * * * * * * * * *	0 0 0 0
ALLC	Register	tuqni	1 9 12i	Output Reg	-	regizter	Input

TC9216P,TC9217P/F - 7

1998-05-15 7/22

(Note) *1: Don't care in TC9216P.


*2: Data is set to "0" in TC9216P.

*3: Bit name of TC9216P is shown in parentheses.

*4: don't care

*5: TEST bit is set to "0".

O Serial transmission format



Min. $t_1 \ge 1.0 \mu s$ $t_2 \ge 0.3 \mu s$

• Serial transmission format consists of address 8 bits and data 24 bits as mentioned above. Address of D0H~D3H is used in this LSI.

\bigcirc Crystal resonator connecting terminal (XT, $\overline{\text{XT}}$)

It can generate the clock signal necessary for inside operation of LSI by connecting crystal resonator and capacitors as shown in Fig.1.

Crystal resonator can be selected either 4.5MHz or 7.2MHz.

Serial Data "OSC" bit should be set to "0" at 4.5MHz selection.

Serial Data "OSC" bit should be set to "1" at 7.2MHz selection.




Fig.1

O Programmable counter

Programmable counter part consists of 1/2 prescaler, 2 modulus prescaler and 4 bits + 12 bits programmable binary counter.

- Setting of programmable counter
 bits data of frequency dividing number and 2 bits of frequency dividing mode is set to programmable counter.
 - (1) Setting of frequency dividing mode

 Input terminal and frequency dividing mode (pulse swallow mode or direct frequency)

dividing mode) shall be selected by FM and MODE bit.

Since 4 kinds of modes are prepared as shown below, so it shall be selected according to the frequency band used.


MODE	MODE	FM	FREQUENCY DIVIDING MODE	EXAMPLE OF RECEIVING BAND	INPUT FREQUENCY RANGE	INPUT TERMINAL	FREQUENCY DIVIDING NUMBER
LF	0	0	Direct frequency dividing mode	LW, MW, SWL	0.5~ 10MHz	AMIN	n
HF	1	0	Pulse swallow mode	sw _H	2~ 40MHz	AMIN	n
FML	0	1	ruise swallow Illode	FM	30~ 140MHz	FMIN	n
FM _H	1	1	1/2+pulse swallow mode	FM	50~ 140MHz	FMIN	2∙n

(Note) n represents programmed numeral value.

(2) Setting of frequency dividing number

Frequency dividing number of programmable counter is set to P0~P15 bits in binary.

Pulse swallow mode (16 bits)



Setting range of frequency dividing number (Pulse swallow mode) : $n = 210H \sim FFFFH$ (528~65535)


- (Note) Actual dividing number becomes the double of programmed numeral value in 1/2 + pulse swallow mode.
- Direct frequency dividing mode (12 bits)



Setting range of frequency dividing number (Direct frequency dividing mode) : $n = 10H \sim FFFH (16 \sim 4095)$


Data of P0~P3 is unrelated and P4 bit becomes LSB at direct frequency dividing mode.

- 2. Circuit construction of prescaler and programmable counter
 - (1) Circuit construction at pulse swallow mode



It consists of 2 modulus prescaler, 4bit swallow counter and 12bit programmable counter. 1/2 prescaler is added to the front stage of 2 modulus prescaler at FM_{IN} (FM_H mode).

(2) Circuit construction at direct frequency dividing mode



Prescaler unit becomes unused at direct frequency dividing mode and 12bit programmable counter is only used.

(3) Each input of FM_{IN} / AM_{IN} has built-in amp. and can operate small amplitude signal with capacitor coupling.

O Reference divider (Frequency divider for reference frequency)

Reference divider unit consists of crystal oscillator and counter. Crystal resonator can be selected either 4.5MHz or 7.2MHz and 15 kinds (max.) of reference frequencies are generated.

1. Setting of reference frequency

Reference frequency is setting by R0~R3 bits.

R ₃	R ₂	R ₁	R ₀	REFERENCE FREQUENCY	R ₃	R ₂	R ₁	R ₀	REFERENCE FREQUENCY
0	0	0	0	0.5kHz	1	0	0	0	※7.8125kHz
0	0	0	1	1kHz	1	0	0	1	9kHz
0	0	1	0	2.5kHz	1	0	1	0	10kHz
0	0	1	1	3kHz	1	0	1	1	12.5kHz
0	1	0	0	3.125kHz	1	1	0	0	25kHz
0	1	0	1	₩3.90625kHz	1	1	0	1	50kHz
0	1	1	0	5kHz	1	1	1	0	100kHz
0	1	1	1	6.25kHz	1	1	1	1	_

※ Mark frequencies are only available at 4.5MHz crystal resonator used.

Crystal oscillation frequency is selected by crystal select bit (OSC).

OSC = "0" ···· · · 4.5MHz


OSC = "1" ···· ··· 7.2MHz

(Note) OSC bit is set "0" (4.5MHz) when power supply is "ON".

O Phase comparator

Phase comparator compares reference frequency signal supplied from reference frequency divider and programmable counter frequency dividing output. It outputs the observational error and controls VCO through low-pass filter to make frequency and phase difference between these two signals accord.

Filter constant can be designed suitably for every band of FM/AM because Tri-state buffer DO1 and DO2 terminals are output from phase comparator in parallel.



DO Output Timing Chart

Example of Active Low-Pass Filter Circuit

DO output timing chart and an example of active low-pass filter circuit through the darlington connection of FET and transistor are shown in the above diagram.


Besides, the filter circuit shown in the above diagram is one of example for reference and so, an actual circuit shall be examined and designed according to the receiving band constitution of the system and required characteristics.

(Note) DO2 terminal of TC9216P can be switched and used as OT-4 terminal by program control.

O Unlock detection bit

This bit is to detect the lock condition of PLL system. Phase error pulses are output to unlock F/F from phase comparator at timing of reference frequency period in the PLL unlocked state, that is, when reference frequency does not accord with programmable counter frequency dividing output (unlock condition). The unlock F/F is set by these pulses. And whenever START/RESET bit (unlock reset bit) of register-2 is set to "1", unlock F/F is reset. Lock condition can be detected by access of unlock detection bit after resetting the unlock F/F. It is necessary to access the unlock detection bit (UNLOCK) after having a time more than reference period after resetting the unlock F/F because error pulses are input at reference period. If this time was shorter, the correct lock condition can not be detected. Therefore, the test enable F/F is provided.

This F/F is reset whenever unlock reset bit is set to "1", and it is set to "1" at the unlock detection timing. That is, the unlock condition can be detected correctly when this test enable bit (ENABLE) is set to "1".



Universal frequency counter

Universal frequency counter is used as frequency calculation of FM/AM band intermediate frequency (IF) for auto stop signal detection at auto search tuning, etc.

Two types of measurement mode are available by use of universal counter. One is the frequency measurement mode (HFC_{IN}, LFC_{IN} Input) that counts the input pulses enter the universal counter in a constant time (gate-time), and the other is the period measurement mode (SC_{IN} Input) that counts the reference clock pulses (period measurement pulses) enter the universal counter in a period of the input pulses. Measurement mode is selected according to the frequency measured. but in TC9216P SC_{IN}, HFC_{IN} inputs are not provided and period measurement mode is not available. Besides, each terminal can be also used as I/O port.

- 1. Universal counter control bit
 - ① G₀, G₁ bit Gate-time of universal counter is selected by these bits.

G ₁	G ₂	GATE-TIME	PERIOD MEASUREMENT PULSE
0	0	1ms	50k (20μs)
0	1	4ms	150k (6.6μs)
1	0	16ms	900k (1.1μs)
1	1	Manual *	Crystal oscillator frequency

- * Gate-time can be set freely in the manual mode by using time base of controller. (The gate-time less than 2 cycles of serial transmission format can not be set because it is controlled by START bit)
- ② START bit Measurement starts whenever START bit is set to "1".
 - (Note) In manual mode the count starts when START bit is set to "1" and stops when START is set to "0".
- ③ CM0, CM1, CM2 bit Each measurement mode of universal counter and input terminal are selected by these bits. Besides, it also controls the switching of DO2/OT-4 function in TC9216P.

CNA	CM CM CM			TC9216P	TC9217P·TC9217F		
			COUNTER INPUT TERMINAL	COUNTER MODE	DO2 · OT-4 TERMINAL	COUNTER INPUT TERMINAL	COUNTER MODE
0	0	0	LFCIN	LFC Mode	DO2	LFC _{IN}	LFC Mode
0	0	1	LFCIN	LFC Mode	DO2	LFCIN	LFC Mode
0	1	0	*	*	*	HFCIN	MFC Mode
0	1	1	*	*	*	HFCIN	HFC Mode
1	0	0	LFCIN	LFC Mode	OT-4	*	*
1	0	1	LFCIN	LFC Mode	OT-4	*	*
1	1	0	*	*	*	*	*
1	1	1	*	*	*	SCIN	SC Mode

* : Don't use

	MODE	INPUT FREQUENCY RANGE
LFC Mode	Eroguanav	F _{IN} = 0.3~ 15MHz
MFC Mode	Frequency Measurement	F _{IN} = 5∼ 20MHz
HFC Mode	ivieasurement	F _{IN} = 5∼ 60MHz
SC Mode	Period Measurement	F _{IN} = ∼100kHz

(Note) 1/4-prescaler is added to the front stage of the universal counter (16 bits binary counter) in HFC mode. Therefore, signal input to HFC_{IN} is divided by 4 in the prescaler and transmitted to the universal counter.

LFC, HFC, SC bit Input terminals of universal counter are controlled by these bits.
 Switching between universal counter input and I/O port are controlled by these bits.

	DATA	TC9217P·TC9217F	TC9216P	
	0	I/O Port (I/O-9)	I/O Port (I/O-6)	
LFC	1	Frequency Counter Input	Frequency Counter Input	
		(LFC _{IN})	(LFC _{IN})	
	0	I/O Port (I/O-8)		
HFC	1	Frequency Counter Input		
		(HFC _{IN})	Unpropored	
	0	I/O Port (I/O-7)	Unprepared	
SC	1	Period Measurement Input		
	1	(SC _{IN})		

- 2. Universal counter data output register
 - ① Universal counter calculation data bits (f₀~f₁₅)

The calculated result in the universal counter can be read out from output registers of $f_0 \sim f_{15}$ in binary. In this case, OC bit of input register-1 should be set to "0".


2 Universal counter operational detection bit

• OVER	Universal counter over flow bit	1	Universal counter over flow condition Universal counter data normal condition
● BUSY	Universal counter operation monitor bit		Under universal counter calculation Universal counter calculation end


(Note) Refer to the contents of universal counter calculation data bits ($f_0 \sim f_{15}$) after confirmation of BUSY bit = "0" (END of calculation) and OVER bit = "0" (Data normal condtion) at the use of universal counter.

3. Circuit construction of universal counter

Universal counter unit consists of input amp., gate-time control circuit and 16bit binary counter.



4. Measurement timing of universal counter



Frequency Measurement Timing Chart

Period Measurement Timing Chart

$$0 < T_1 \le 0.25 (\mu s) \ \ 0 < T_2 \le 1 (ms)$$

- (Note) HFC_{IN} and LFC_{IN} are with built-in amp. and can operate small amplitude signal with capacitor coupling.
- (Note) SCIN signal should be used with logic level because its input is CMOS structure.
- (note) Calculation at manual mode is started at rise timing of PERIOD signal end (START bit is set to "1") and is also finished at the same timing (START bit is set to "0").

1998-05-15 16/22

○ General purpose input/output port

It has general purpose I/O port controlled through serial port.

INPUT / OUTPUT	TC9217P·TC9217F	TC9216P	INPUT / OUTPUT CONSTRUCTION
Output Port	Exclusive: 4	Exclusive: 3, (Max.:4)	CMOS
I/O Port	Exclusive: 2, (Max.:5)	Exclusive: 1, (Max.: 2)	CMOS

1. General purpose output port (OT-1~OT-4)

The data set to 01~04 bits of input register-2 is output in parallel from each exclusive output port OT-1~OT-4 terminal. TC9216P does not have OT-4 exclusive output port but DO2 terminal can be switched and used as OT-4 output port by that CM1 bit is set to "0" and CM2 bit is set to "1" in input register-2 respectively.

2. General purpose I/O port (I/O-5~I/O-9)

Input or output mode of I/O port is set according to the contents of $C_5 \sim C_9$ bits in input register-2.

Set each bit of C5~C9 to "0" at input mode setting.

The data input from I/O-5~I/O-9 terminals in parallel can be read out from DATA terminal as serial data of 15~Ig.

Input data is latched to the internal register at the fall timing of the 9th of serial clock. Set each bit of $C_5 \sim C_9$ to "1" at output mode setting. The data set to $O_5 \sim O_9$ bits of input register-2 is output from I/O port of I/O-5 \sim I/O-9 terminal in parallel respectively.

- (Note) Since I/O-7~I/O-9 terminal of TC9217P and I/O-6 of TC9216P are also combined with input terminal of universal counter, each bit of SC, HFC and LFC of input register-2 shall be set to "0" at the use of I/O port.
- (Note) I/O control port and output port are set to "0" at power "ON".
 (General purpose I/O port is set to input mode. General purpose I/O port terminals combined with universal counter inputs are set to input mode of I/O port and output condition of general purpose output port is set to "L" level.)

MAXIMUM RATINGS (Ta = 25° C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	-0.3~6.0	V
Input Voltage	VIN	$-0.3 \sim V_{DD} + 0.3$	V
Power Dissipation	PD	300	mW
Operating Temperature	Topr	- 40∼85	°C
Storage Temperature	T _{stg}	-65~150	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, $Ta = -40 \sim 85$ °C, $V_{DD} = 4.5 \sim 5.5$ V)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Power Supply Voltage	V _{DD}	_	_	4.5	5.0	5.5	V
Operating Power Supply Current	I _{DD}	_	$V_{DD} = 5.0V, X_T = 7.2MHz,$ $FM_{IN} = 140MHz$	_	15	25	mA

(Operating frequency range)

(inequency runge,							
Crystal Osci	llation	fXT		Connect crystal resonator to	4.0	~	8.0	MHz
Frequency				XT-XT terminal				
FMIN	(FM _H , FM _L)	f _{FM}	_	FM_H , FM_L mode, $V_{IN} = 0.3V_{p-p}$	50	~	140	MHz
FMIN	(FM _L)	f _{FML}	_	FM_L mode, $V_{IN} = 0.4V_{p-p}$	30	~	140	MHz
AMIN	(HF)	fHF	_	HF mode $V_{IN} = 0.3V_{p-p}$	2	~	40	MHz
AMIN	(LF)	fLF	—	LF mode $V_{IN} = 0.3V_{p-p}$	0.5	~	10	MHz
LFCIN	(LFC)	fLFC	<u> </u>	LFC mode V _{IN} = 0.3V _{p-p}	0.3	~	15	MHz
HFCIN	(MFC)	fMFC	_	MFC mode $V_{IN} = 0.3V_{p-p}$	5	~	20	MHz
HFCIN	(HFC)	fHFC	—	HFC mode $V_{IN} = 0.3V_{p-p}$	5	~	60	MHz
				$V_{IH} = V_{DD} \times 0.7$,				
sc _{IN}		fsc	—	$V_{IL} = V_{DD} \times 0.3$,	_	~	100	kHz
				Square wave input				

(Operating input amplitude range)

FMIN	(FM _H , FM _L)	V _{FM}	_	FM _H , FM _L mode f _{IN} = 50~140MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
FM _{IN}	(FM _L)	V _{FML}	_	FM _L mode f _{IN} = 30~140MHz	0.4	~	V _{DD} - 0.5	V _{p-p}
AMIN	(HF)	V_{HF}	_	HF mode f _{IN} = 2~40MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
AMIN	(LF)	V _{LF}	_	LF mode f _{IN} = 0.5~10MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
LFCIN	(LFC)	V _{LFC}	_	LFC mode f _{IN} = 0.3~15MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
HFCIN	(MFC)	VMFC	_	MFC mode f _{IN} = 5~20MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
HFCIN	(HFC)	VHFC	_	HFC mode f _{IN} = 5~60MHz	0.3	~	V _{DD} - 0.5	V _{p-p}

1998-05-15 18/22

ELECTRICAL CHARACTERISTICS	(Unless	otherwise	specified,	Ta =	-40~85°C,	$V_{DD} = 5V$
-----------------------------------	---------	-----------	------------	------	-----------	---------------

CHARACTERISTIC	SYMBOL CIR-	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
----------------	-------------	----------------	------	------	------	------

(OT-1~OT-4)

Output	"H" Level	IOH 1	_	V _{OH} = 4.0V	- 2.0	- 4.0	m A
Current	"L" Level	lOL 1	_	V _{OL} = 1.0V	2.0	4.0	mA

(DATA, CLOCK, PERIOD, I/O-5~I/O-9)

Input Voltage	"H" Level	V _{IH}	_	_	V _{DD} × 0.7	?	V _{DD}	V	
	"L" Level	V _{IL}		_	0	~	V _{DD} ×0.3	V	
INDUST CURRONS	"H" Level	ΊΗ	_	V _{IH} = 5V	_	_	2.0		
Input Current	"L" Level	IJĹ	_	V _{IL} = 0V	_	_	- 2.0	μ A	
Output	"H" Level	IOH 4	_	V _{OH} = 4.0V, Except CLOCK, PERIOD	- 2.0	- 4.0	-		
	"L" Level	lOL 4		V _{OL} = 1.0V, Except CLOCK, PERIOD	2.0	4.0	I	mA	

(DO1, DO2)

Output	"H" Level	IOH 3	_	V _{OH} = 4.0V	- 2.0	- 4.0	_	mA
Current	"L" Level	IOL 3	_	$V_{OL} = 1.0V$	2.0	4.0		IIIA
DO Tri-State Current	Leakage	lTL	_	V _{TLH} = 5V, V _{TLL} = 0V	_		± 1	μΑ

(\overline{XT})


Output	"H" Level	I _{OH 2}	_	V _{OH} = 4.0V	- 0.1	- 0.3	_	m A
Current	"L" Level	lOL 2	1	V _{OL} = 1.0V	0.1	0.3	_	mA

(Input feedback resistance) * Note : Ta = 25°C

Input Feedback Resistance	R _{f1}	_	FM _{IN} , AM _{IN} , LFC _{IN} , HFC _{IN} , SC _{IN}	250	500	1000	Ω
	R _{f2}	—	XT- XT	250	500	1250	

OUTLINE DRAWING DIP16-P-300-2.54A


Unit: mm



Weight: 1.0g (Typ.)

OUTLINE DRAWING DIP20-P-300-2.54A


Unit: mm





Weight: 1.4g (Typ.)


OUTLINE DRAWING SOP20-P-300-1.27

Unit: mm









Weight: 0.48g (Typ.)