SEMICONDUCTOR

# **NC7SZ08** TinyLogic™ UHS 2-Input AND Gate

#### **General Description**

The NC7SZ08 is a single 2-Input AND Gate from Fairchild's Ultra High Speed Series of TinyLogic™. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $\mathrm{V}_{\mathrm{CC}}$ operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{CC}$  range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 6V independent of  $V_{CC}$  operating voltage.

#### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra High Speed; t<sub>PD</sub> 2.7 ns Typ into 50 pF at 5V V<sub>CC</sub>


October 1996

Revised January 2001

- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V V<sub>CC</sub>
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

#### **Ordering Code:**

Order Package Proc		Product Code	Package Description	Supplied As		
Number	Number	Top Mark	i ackage bescription	Supplied AS		
NC7SZ08M5	MA05B	7Z08	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel		
NC7SZ08M5X	MA05B	7Z08	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel		
NC7SZ08P5	MAA05A	Z08	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel		
NC7SZ08P5X	MAA05A	Z08	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel		



© 2001 Fairchild Semiconductor Corporation DS012165 www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

	-
Supply Voltage (V <sub>CC</sub> )	-0.5V to +6V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +6V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +6V
DC Input Diode Current (IIK)	
@V <sub>IN</sub> < -0.5V	–50 mA
@ V <sub>IN</sub> > 6V	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
@V <sub>OUT</sub> < -0.5V	–50 mA
@ $V_{OUT} > 6V$ , $V_{CC} = GND$	+20mA
DC Output Current (I <sub>OUT</sub> )	±50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	$-65^\circ C$ to $+150^\circ C$
Junction Temperature under Bias $(T_J)$	150°C
Junction Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	
SOT23–5	200 mW
SC70–5	150 mW

#### Recommended Operating Conditions (Note 2)

• • • • • • • • • • • • • • • • • • • •	
Supply Voltage Operating ( $V_{CC}$ )	1.65V to 5.5V
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
$V_{CC} = 1.8V, 2.5V \pm 0.2V$	0 ns/V to 20 ns/V
$V_{CC} = 3.3 V \pm 0.3 V$	0 ns/V to 10 ns/V
$V_{CC} = 5.0 V \pm 0.5 V$	0 ns/V to 5 ns/V
Thermal Resistance $(\theta_{JA})$	
SOT23–5	300°C/W
SC70–5	425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ $T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions			
		(V)	Min	Min Typ Max		Min	Max	Units	Conditions	
VIH	HIGH Level Input Voltage	1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.65 to 1.95			$0.25 \ V_{CC}$		$0.25 V_{CC}$	V		
		2.3 to 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>ОН</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2		V	$V_{IN}=V_{IH}$	$I_{OH} = -100 \ \mu M$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.5	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.4	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.9	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		1.8		0.0	0.1		0.1			L., = 100 µA
		2.3		0.0	0.1		0.1	V	$V_{IN}=V_{IL}$	$I_{OL}=100\;\mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
IN	Input Leakage Current	0 to 5.5			±1		±10	μA	V <sub>IN</sub> = 5.5V,	GND
OFF	Power Off Leakage Current	0.0			1		10	μA	$\rm V_{IN}$ or $\rm V_{OU}$	<sub>T</sub> = 5.5V
lcc	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	V <sub>IN</sub> = 5.5V,	GND


www.fairchildsemi.com

2


Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Fig. NO.	
t <sub>PLH</sub> ,	Propagation Delay	1.65	2.0	6.3	12	2.0	12.7				
t <sub>PHL</sub>		1.8	2.0	5.2	10	2.0	10.5				
		$2.5\pm0.2$	0.8	3.4	7	0.8	7.5	ns	$C_L = 15 \text{ pF},$	Figures 1.3	
		$\textbf{3.3}\pm\textbf{0.3}$	0.5	2.6	4.7	0.5	5.0		$R_L = 1 M\Omega$	., 0	
		$5.0\pm0.5$	0.5	2.2	4.1	0.5	4.4				
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm0.3$	1.5	3.3	5.2	1.5	5.5	20	C <sub>L</sub> = 50 pF, Figu	$C_{L} = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.7	4.5	0.8	4.8	ns	$R_L = 500\Omega$	Ĭ, 3	
CIN	Input Capacitance	0		4				pF			
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		20				۶E	(Note 2)	Eiguro 2	
		5.0		25				pF	(Note 3)	Figure 2	

Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} \text{ static})$ 

# AC Loading and Waveforms



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz,  $t_w$  = 500 ns  $\mbox{FIGURE 1. AC Test Circuit}$ 




INPUT of the second se

FIGURE 2. I<sub>CCD</sub> Test Circuit

t<sub>f</sub> = 3 ns tr=3ns→ V<sub>CC</sub> 90% 90% INPUT 50% 50% 10% 10% GND <sup>t</sup>₽LH t<sub>PHL</sub> V<sub>Oł</sub> OUTPUT 50% 50% V<sub>OL</sub>


FIGURE 3. AC Waveforms


www.fairchildsemi.com




www.fairchildsemi.com

4







NC7SZ08 TinyLogic™ UHS 2-Input AND Gate