

0.5 AND 4.0 AMP ISODRIVERS (2.5 AND 5 kV_{RMS})

Features

- Two completely isolated drivers in one package
 - Up to 5 kV_{RMS} input-to-output isolation
 - Up to 1500 V_{DC} peak driver-to-driver differential voltage
- HS/LS and dual driver versions
- Up to 8 MHz switching frequency
- 0.5 A peak output (Si8230/1/2)
- 4.0 A peak output (Si8233/4/5/6)
- 60 ns propagation delay (max)
- Independent HS and LS inputs or PWM input versions
- Transient immunity >30 kV/μs
- Overlap protection and programmable dead time
- Wide operating range
 - -40 to +125 °C
- RoHS-compliant packages
 - SOIC-16 narrow body
 - SOIC-16 wide body
 - LGA-14

Applications

- Power delivery systems
- Motor control systems
- Isolated dc-dc power supplies
- Lighting control systems
- Plasma displays
- Solar and industrial inverters


Safety Approval

- UL 1577 recognized
 - Up to 5000 V_{rms} for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1, 61010-1, 60601-1 (reinforced insulation)
- VDE certification conformity
 - IEC 60747-5-2 (VDE 0884 Part 2)
 - EN 60950-1 (reinforced insulation)

Description

The Si823x isolated driver family combines two independent, isolated drivers into a single package. The Si8230/1/3/4 are high-side/low-side drivers, and the Si8232/5/6 are dual drivers. Versions with peak output currents of 0.5 A (Si8230/1/2) and 4.0 A (Si8233/4/5/6) are available. All drivers operate with a maximum supply voltage of 24 V.

The Si823x drivers utilize Silicon Labs' proprietary silicon isolation technology, which provides up to 5 kV_{RMS} withstand voltage per UL1577 and fast 60 ns propagation times. Driver outputs can be grounded to the same or separate grounds or connected to a positive or negative voltage. The TTL level compatible inputs with >400 mV hysteresis are available in individual control input (Si8230/2/3/5/6) or PWM input (Si8231/4) configurations. High integration, low propagation delay, small installed size, flexibility, and cost-effectiveness make the Si823x family ideal for a wide range of isolated MOSFET/IGBT gate drive applications.



Patents Pending

Si823x

Functional Block Diagrams




TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Top-Level Block Diagrams	4
2. Electrical Specifications	6
2.1. Test Circuits	9
2.2. Theory of Operation	15
3. Typical Operating Characteristics (0.5 Amp)	16
4. Typical Operating Characteristics (4.0 Amp)	18
5. Application Information	20
5.1. Products	20
5.2. Device Behavior	20
5.3. Power Supply Connections	22
5.4. Power Dissipation Considerations	22
5.5. Layout Considerations	24
5.6. Device Operation	24
5.7. Programmable Dead Time and Overlap Protection	26
6. Applications	28
6.1. High-Side / Low-Side Driver	28
6.2. Dual Driver	29
6.3. Dual Driver with Thermally Enhanced Package (Si8236)	29
7. Pin Descriptions	30
8. Ordering Guide	36
9. Package Outline: 16-Pin Wide Body SOIC	40
10. Land Pattern: 16-Pin Wide Body SOIC	41
11. Package Outline: 16-Pin Narrow Body SOIC	42
12. Land Pattern: 16-Pin Narrow Body SOIC	43
13. Package Outline: 14 LD LGA (5 x 5 mm)	44
14. Land Pattern: 14 LD LGA	45
15. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)	46
16. Land Pattern: 14 LD LGA with Thermal Pad	47
17. Top Marking: 16-Pin Wide Body SOIC	48
18. Top Marking: 16-Pin Narrow Body SOIC	49
19. Top Marking: 14 LD LGA	50
Document Change List	51
Contact Information	52

1. Top-Level Block Diagrams




Figure 1. Si8230/3 Two-Input High-Side/Low-Side Isolated Drivers




Figure 2. Si8231/4 Single-Input High-Side/Low-Side Isolated Drivers




Figure 3. Si8232/5/6 Dual Isolated Drivers

2. Electrical Specifications

Table 1. Electrical Characteristics¹

4.5 V < VDDI < 5.5 V, VDDA = VDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
DC Specifications						
Input-side Power Supply Voltage	VDDI		4.5	—	5.5	V
Driver Supply Voltage	VDDA, VDDB	Voltage between VDDA and GNDA, and VDDB and GNDB (See “8. Ordering Guide”)	6.5	—	24	V
Input Supply Quiescent Current	IDDI(Q)	Si8230/32/33/35/36	—	2	3	mA
		Si8231/34	—	2	3	mA
Output Supply Quiescent Current	IDDA(Q), IDDB(Q)	Current per channel	—	—	3.0	mA
Input Supply Active Current	IDDI	PWM freq = 500 kHz	—	2.5	—	mA
Output Supply Active Current	IDDO	PWM freq = 500 kHz	—	3.6	—	mA
Input Pin Leakage Current	IVIA, IVIB, IPWM		-10	—	+10	µA dc
Input Pin Leakage Current	IDISABLE		-10	—	+10	µA dc
Logic High Input Threshold	VIH		2.0	—	—	V
Logic Low Input Threshold	VIL		—	—	0.8	V
Input Hysteresis	VIHYST		400	450	—	mV
Logic High Output Voltage	VOAH, VOBH	IOA, IOB = -1 mA	(VDDA /VDDB) - 0.04	—	—	V
Logic Low Output Voltage	VOAL, VOBL	IOA, IOB = 1 mA	—	—	0.04	V
Output Short-circuit Pulsed Sink Current	IOA(SCL), IOB(SCL)	Si8230/1/2, Figure 4	—	0.5	—	A
		Si8233/4/5/6, Figure 4	—	4.0	—	
Output Short-circuit Pulsed Source Current	IOA(SCH), IOB(SCH)	Si8230/1/2, Figure 5	—	0.25	—	A
		Si8233/4/5/6, Figure 5	—	2.0	—	
Output Sink Resistance	RON(SINK)	Si8230/1/2	—	5.0	—	Ω
		Si8233/4/5/6	—	1.0	—	
Output Source Resistance	RON(SOURCE)	Si8230/1/2	—	15	—	Ω
		Si8233/4/5/6	—	2.7	—	

Notes:

1. VDDA = VDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDB = 15 V for 12.5 V UVLO devices.
2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).
3. The largest RDT resistor that can be used is 220 kΩ.

Table 1. Electrical Characteristics¹ (Continued)

4.5 V < VDDI < 5.5 V, VDDA = VDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
VDDI Undervoltage Threshold	VDDI _{UV+}	VDDI rising	3.60	4.0	4.45	V
VDDI Undervoltage Threshold	VDDI _{UV-}	VDDI falling	3.30	3.70	4.15	V
VDDI Lockout Hysteresis	VDDI _{HYS}		—	250	—	mV
VDDA, VDDB Undervoltage Threshold	VDDA _{UV+} , VDDB _{UV+}	VDDA, VDDB rising				
5 V Threshold		See Figure 36 on page 25.	5.20	5.80	6.30	V
8 V Threshold		See Figure 37 on page 25.	7.50	8.60	9.40	V
10 V Threshold		See Figure 38 on page 25.	9.60	11.1	12.2	V
12.5 V Threshold		See Figure 39 on page 25.	12.4	13.8	14.8	V
VDDA, VDDB Undervoltage Threshold	VDDA _{UV-} , VDDB _{UV-}	VDDA, VDDB falling				
5 V Threshold		See Figure 36 on page 25.	4.90	5.52	6.0	V
8 V Threshold		See Figure 37 on page 25.	7.20	8.10	8.70	V
10 V Threshold		See Figure 38 on page 25.	9.40	10.1	10.9	V
12.5 V Threshold		See Figure 39 on page 25.	11.6	12.8	13.8	V
VDDA, VDDB Lockout Hysteresis	VDDA _{HYS} , VDDB _{HYS}	UVLO voltage = 5 V	—	280	—	mV
VDDA, VDDB Lockout Hysteresis	VDDA _{HYS} , VDDB _{HYS}	UVLO voltage = 8 V	—	600	—	mV
VDDA, VDDB Lockout Hysteresis	VDDA _{HYS} , VDDB _{HYS}	UVLO voltage = 10 V or 12.5 V	—	1000	—	mV
AC Specifications						
Minimum Pulse Width			—	10	—	ns
Propagation Delay	t _{PHL} , t _{PLH}	CL = 200 pF	—	30	60	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD		—	—	5.60	ns
Minimum Overlap Time ²	TDD	DT = VDDI, No-Connect	—	0.4	—	ns
Programmed Dead Time ³	DT	Figure 41, RDT = 100 k	—	900	—	ns
		Figure 41, RDT = 6 k	—	70	—	ns
Output Rise and Fall Time	t _R , t _F	C _L = 200 pF (Si8230/1/2)	—	—	20	ns
		C _L = 200 pF (Si8233/4/5/6)	—	—	12	ns
Notes:						
1. VDDA = VDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDB = 15 V for 12.5 V UVLO devices.						
2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).						
3. The largest RDT resistor that can be used is 220 kΩ.						

Table 1. Electrical Characteristics¹ (Continued)

4.5 V < VDDI < 5.5 V, VDDA = VDDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Shutdown Time from Disable True	t _{SD}		—	—	60	ns
Restart Time from Disable False	t _{RESTART}		—	—	60	ns
Device Start-up Time	t _{START}	Time from VDD_ = VDD_UV+ to VOA, VOB = VIA, VIB	—	—	40	μs
Common Mode Transient Immunity	CMTI	VIA, VIB, PWM = VDDI or 0 V	30	50	—	kV/μs

Notes:

1. VDDA = VDDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDDB = 15 V for 12.5 V UVLO devices.
2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).
3. The largest RDT resistor that can be used is 220 kΩ.

2.1. Test Circuits

Figures 4 and 5 depict sink current and source current test circuits.




Figure 4. Sink Current Test Circuit




Figure 5. Source Current Test Circuit

Table 2. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Typ	Max	Units
Storage Temperature ²	T_{STG}	-65	—	+150	°C
Ambient Temperature under Bias	T_A	-40	—	+125	°C
Input-side Supply Voltage	VDDI	-0.6	—	6.0	V
Driver-side Supply Voltage	VDDA, VDDB	-0.6	—	30	V
Voltage on any Pin with respect to Ground	VIN	-0.5	—	VDD + 0.5	V
Output Drive Current per Channel	I_O	—	—	10	mA
Lead Solder Temperature (10 sec.)		—	—	260	°C
Maximum Isolation (Input to Output) (1 sec) WB SOIC-16		—	—	6500	V_{RMS}
Maximum Isolation (Output to Output) (1 sec) WB SOIC-16		—	—	2500	V_{RMS}
Maximum Isolation (Input to Output) (1 sec) NB SOIC-16		—	—	4250	V_{RMS}
Maximum Isolation (Output to Output) (1 sec) NB SOIC-16		—	—	2500	V_{RMS}
Maximum Isolation (Input to Output) (1 sec) 14 LD LGA without Thermal Pad		—	—	3850	V_{RMS}
Maximum Isolation (Output to Output) (1 sec) 14 LD LGA without Thermal Pad		—	—	650	V_{RMS}
Maximum Isolation (Input to Output) (1 sec) 14 LD LGA with Thermal Pad		—	—	1850	V_{RMS}
Maximum Isolation (Output to Output) (1 sec) 14 LD LGA with Thermal Pad		—	—	0	V_{RMS}
Notes:					
<ol style="list-style-type: none"> Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. VDE certifies storage temperature from -40 to 150 °C. 					

Table 3. Regulatory Information*

CSA
The Si823x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 600 V _{RMS} basic insulation working voltage.
60950-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
60601-1: Up to 125 V _{RMS} reinforced insulation working voltage; up to 380 V _{RMS} basic insulation working voltage.
VDE
The Si823x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 891 V _{peak} for basic insulation working voltage.
60950-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
UL
The Si823x is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 5000 V _{RMS} isolation voltage for basic protection.
*Note: Regulatory Certifications apply to 1.5 kV _{RMS} rated devices which are production tested to 1.8 kV _{RMS} for 1 sec. Regulatory Certifications apply to 2.5 kV _{RMS} rated devices which are production tested to 3.0 kV _{RMS} for 1 sec. Regulatory Certifications apply to 3.75 kV _{RMS} rated devices which are production tested to 4.5 kV _{RMS} for 1 sec. Regulatory Certifications apply to 5.0 kV _{RMS} rated devices which are production tested to 6.0 kV _{RMS} for 1 sec. For more information, see "8.Ordering Guide" on page 36.

Table 4. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value				Unit
			WBSOIC-16 5 kV _{RMS}	NBSOIC-16 WBSOIC-16 2.5 kV _{RMS}	14 LD LGA 2.5 kV _{RMS}	14 LD LGA w/ Pad 1.5 kV _{RMS}	
Nominal Air Gap (Clearance) ¹	L(101)		8.0	4.01	3.5	1.75	mm
Nominal External Tracking (Creepage) ¹	L(102)		8.0	4.01	3.5	1.75	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.014	0.014	0.014	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	600	600	V
Erosion Depth	ED		0.040	0.019	0.021	0.021	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	1.4	1.4	1.4	1.4	pF
Input Capacitance ³	C _I		4.0	4.0	4.0	4.0	pF

Notes:

- The values in this table correspond to the nominal creepage and clearance values as detailed in “9. Package Outline: 16-Pin Wide Body SOIC” , “11. Package Outline: 16-Pin Narrow Body SOIC” , “13. Package Outline: 14 LD LGA (5 x 5 mm)” , and “15. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)” . VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC 16 and 7.6 mm minimum for the WB SOIC-16 package.
- To determine resistance and capacitance, the Si823x is converted into a 2-terminal device. Pins 1–8 (1-7, 14 LD LGA) are shorted together to form the first terminal and pins 9–16 (8-14, 14 LD LGA) are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- Measured from input pin to ground.

Table 5. IEC 60664-1 (VDE 0884 Part 2) Ratings

Parameter	Test Conditions	Specification			
		WB SOIC-16	NB SOIC-16	14 LD LGA	14 LD LGA w/ Pad
Basic Isolation Group	Material Group	I	I	I	I
Installation Classification	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV	I-IV	I-IV	I-IV
	Rated Mains Voltages ≤ 300 V _{RMS}	I-IV	I-III	I-III	I-III
	Rated Mains Voltages ≤ 400 V _{RMS}	I-III	I-II	I-II	I-II
	Rated Mains Voltages ≤ 600 V _{RMS}	I-III	I-II	I-II	I-I

Table 6. IEC 60747-5-2 Insulation Characteristics*

Parameter	Symbol	Test Condition	Characteristic			Unit
			WB SOIC-16	NB SOIC-16 14 LD LGA	14 LD LGA w/ Pad	
Maximum Working Insulation Voltage	V_{IORM}		891	560	373	V peak
Input to Output Test Voltage	V_{PR}	Method b1 ($V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	1375	1050	700	V peak
Highest Allowable Overvoltage (Transient Overvoltage, $t_{TR} = 60$ sec)	V_{TR}		6000	4000	2650	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	2	
Insulation Resistance at T_S , $V_{IO} = 500$ V	R_S		$>10^9$	$>10^9$	$>10^9$	Ω
*Note: The Si823x is suitable for basic electrical isolation within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si823x provides a climate classification of 40/125/21.						

Table 7. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	14 LD LGA	14 LD LGA w/ Pad	Unit
Case Temperature	T_S		150	150	150	150	°C
Safety Input Current	I_S	$\theta_{JA} = 100$ °C/W (WB SOIC-16), 105 °C/W (NB SOIC-16, 14 LD LGA), 50 °C/W (14 LD LGA w/ Pad) $V_{DDI} = 5.5$ V, $V_{DDA} = V_{DDB} = 24$ V, $T_J = 150$ °C, $T_A = 25$ °C	50	50	50	100	mA
Device Power Dissipation ²	P_D		1.2	1.2	1.2	1.2	W
Notes: 1. Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figures 6 and 7. 2. The Si82xx is tested with $V_{DDI} = 5.5$ V, $V_{DDA} = V_{DDB} = 24$ V, $T_J = 150$ °C, $C_L = 100$ pF, input 2 MHz 50% duty cycle square wave.							

Table 8. Thermal Characteristics

Parameter	Symbol	WB SOIC-16	NB SOIC-16	14 LD LGA	14 LD LGA w/ Pad	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	100	105	105	50	°C/W




Figure 6. WB SOIC-16, NB SOIC-16, 14 LD LGA Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 7. 14 LD LGA with Pad Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

2.2. Theory of Operation

The operation of an Si823x channel is analogous to that of an opto coupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si823x channel is shown in Figure 8.




Figure 8. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 9 for more details.




Figure 9. Modulation Scheme

3. Typical Operating Characteristics (0.5 Amp)

The typical performance characteristics depicted in Figures 10 through 21 are for information purposes only. Refer to Table 1 on page 6 for actual specification limits.




Figure 10. Rise/Fall Time vs. Supply Voltage




Figure 13. Supply Current vs. Supply Voltage




Figure 11. Propagation Delay vs. Supply Voltage




Figure 14. Supply Current vs. Temperature




Figure 12. Supply Current vs. Supply Voltage




Figure 15. Rise/Fall Time vs. Load




Figure 16. Propagation Delay vs. Load




Figure 19. Output Source Current vs. Supply Voltage




Figure 17. Propagation Delay vs. Temperature




Figure 20. Output Sink Current vs. Temperature




Figure 18. Output Sink Current vs. Supply Voltage




Figure 21. Output Source Current vs. Temperature

4. Typical Operating Characteristics (4.0 Amp)

The typical performance characteristics depicted in Figures 22 through 33 are for information purposes only. Refer to Table 1 on page 6 for actual specification limits.




Figure 22. Rise/Fall Time vs. Supply Voltage




Figure 23. Propagation Delay vs. Supply Voltage




Figure 24. Supply Current vs. Supply Voltage




Figure 25. Supply Current vs. Supply Voltage




Figure 26. Supply Current vs. Temperature




Figure 27. Rise/Fall Time vs. Load




Figure 28. Propagation Delay vs. Load




Figure 31. Output Source Current vs. Supply Voltage




Figure 29. Propagation Delay vs. Temperature




Figure 32. Output Sink Current vs. Temperature




Figure 30. Output Sink Current vs. Supply Voltage




Figure 33. Output Source Current vs. Temperature

Si823x

5. Application Information

The Si823x family of isolated drivers consists of high-side, low-side, and dual driver configurations.

5.1. Products

Table 9 shows the configuration and functional overview for each product in this family.

Table 9. Si823x Family Overview

Part Number	Configuration	Overlap Protection	Programmable Dead Time	Inputs	Peak Output Current (A)
Si8230	High-Side/Low-Side	✓	✓	VIA, VIB	0.5
Si8231	High-Side/Low-Side	✓	✓	PWM	0.5
Si8232	Dual Driver	—	—	VIA, VIB	0.5
Si8233	High-Side/Low-Side	✓	✓	VIA, VIB	4.0
Si8234	High-Side/Low-Side	✓	✓	PWM	4.0
Si8235/6	Dual Driver	—	—	VIA, VIB	4.0

5.2. Device Behavior

Table 10 contains truth tables for the Si8230/3, Si8231/4, and Si8232/5/6 families.

Table 10. Si823x Family Truth Table*

Si8230/3 (High-Side/Low-Side) Truth Table						
Inputs		VDDI State	Disable	Output		Notes
VIA	VIB			VOA	VOB	
L	L	Powered	L	L	L	Output transition occurs after internal dead time expires.
L	H	Powered	L	L	H	Output transition occurs after internal dead time expires.
H	L	Powered	L	H	L	Output transition occurs after internal dead time expires.
H	H	Powered	L	L	L	Invalid state. Output transition occurs after internal dead time expires.
X	X	Unpowered	X	L	L	Output returns to input state within 7 μ s of VDDI power restoration.
X	X	Powered	H	L	L	Device is disabled.
Si8231/4 (PWM Input High-Side/Low-Side) Truth Table						
PWM Input	VDDI State	Disable	Output		Notes	
			VOA	VOB		
H	Powered	L	H	L	Output transition occurs after internal dead time expires.	
L	Powered	L	L	H	Output transition occurs after internal dead time expires.	
X	Unpowered	X	L	L	Output returns to input state within 7 μ s of VDDI power restoration.	
X	Powered	H	L	L	Device is disabled.	

***Note:** This truth table assumes VDDA and VDDB are powered. If VDDA and VDDB are below UVLO, see "5.6.2.Under Voltage Lockout" on page 24 for more information.

Table 10. Si823x Family Truth Table* (Continued)

Si8232/5/6 (Dual Driver) Truth Table						
Inputs		VDDI State	Disable	Output		Notes
VIA	VIB			VOA	VOB	
L	L	Powered	L	L	L	Output transition occurs immediately (no internal dead time).
L	H	Powered	L	L	H	Output transition occurs immediately (no internal dead time).
H	L	Powered	L	H	L	Output transition occurs immediately (no internal dead time).
H	H	Powered	L	H	H	Output transition occurs immediately (no internal dead time).
X	X	Unpowered	X	L	L	Output returns to input state within 7 μ s of VDDI power restoration.
X	X	Powered	H	L	L	Device is disabled.

***Note:** This truth table assumes VDDA and VDDB are powered. If VDDA and VDDB are below UVLO, see "5.6.2.Under Voltage Lockout" on page 24 for more information.

5.3. Power Supply Connections

Isolation requirements mandate individual supplies for VDDI, VDDA, and VDDB. The decoupling caps for these supplies must be placed as close to the VDD and GND pins of the Si823x as possible. The optimum values for these capacitors depend on load current and the distance between the chip and the regulator that powers it. Low effective series resistance (ESR) capacitors, such as Tantalum, are recommended.

5.4. Power Dissipation Considerations

Proper system design must assure that the Si823x operates within safe thermal limits across the entire load range. The Si823x total power dissipation is the sum of the power dissipated by bias supply current, internal switching losses, and power delivered to the load. Equation 1 shows total Si823x power dissipation. In a non-overlapping system, such as a high-side/low-side driver, $n = 1$. For a dual driver with each driver having an independent load, n can have a maximum value of 2, corresponding to a 100% overlap between the two outputs.

$$P_D = V_{DDI}I_{DDI} + 2(V_{DDO}I_{QOUT} + C_{int}V_{DDO}^2F) + 2n(C_LV_{DDO}^2F)$$

where:

P_D is the total Si823x device power dissipation (W)

I_{DDI} is the input-side maximum bias current (3 mA)

I_{QOUT} is the driver die maximum bias current (2.5 mA)

C_{int} is the internal parasitic capacitance (75 pF for the 0.5 A driver and 370 pF for the 4.0 A driver)

V_{DDI} is the input-side VDD supply voltage (4.5 to 5.5 V)

V_{DDO} is the driver-side supply voltage (10 to 24 V)

F is the switching frequency (Hz)

n is the overlap constant (max value = 2)

Equation 1.

The maximum power dissipation allowable for the Si823x is a function of the package thermal resistance, ambient temperature, and maximum allowable junction temperature, as shown in Equation 2:

$$P_{Dmax} \leq \frac{T_{jmax} - T_A}{\theta_{ja}}$$

where:

P_{Dmax} = Maximum Si823x power dissipation (W)

T_{jmax} = Si823x maximum junction temperature (150 °C)

T_A = Ambient temperature (°C)

θ_{ja} = Si823x junction-to-air thermal resistance (105 °C/W)

F = Si823x switching frequency (Hz)

Equation 2.

Substituting values for P_{Dmax} , T_{jmax} , T_A , and θ_{ja} into Equation 2 results in a maximum allowable total power dissipation of 1.19 W. Maximum allowable load is found by substituting this limit and the appropriate datasheet values from Table 1 on page 6 into Equation 1 and simplifying. The result is Equation 3 (0.5 A driver) and Equation 4 (4.0 A driver), both of which assume $V_{DDI} = 5$ V and $V_{DDA} = VDDB = 18$ V.

$$C_{L(MAX)} = \frac{1.4 \times 10^{-3}}{F} - 7.5 \times 10^{-11}$$

Equation 3.

$$C_{L(MAX)} = \frac{1.4 \times 10^{-3}}{F} - 3.7 \times 10^{-10}$$

Equation 4.

Equation 1 and Equation 2 are graphed in Figure 34 where the points along the load line represent the package dissipation-limited value of CL for the corresponding switching frequency.




Figure 34. Max Load vs. Switching Frequency

5.5. Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si823x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si823x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance.

5.6. Device Operation

Device behavior during start-up, normal operation and shutdown is shown in Figure 35, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Note that outputs VOA and VOB default low when input side power supply (VDDI) is not present.

5.6.1. Device Startup

Outputs VOA and VOB are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs VIA and VIB.

5.6.2. Under Voltage Lockout

Under Voltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. The input (control) side, Driver A and Driver B, each have their own under voltage lockout monitors.

The Si823x input side enters UVLO when $VDDI \leq VDDI_{UV-}$, and exits UVLO when $VDDI > VDDI_{UV+}$. The driver outputs, VOA and VOB, remain low when the input side of the Si823x is in UVLO and their respective VDD supply (VDDA, VDDDB) is within tolerance. Each driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below $VDDA_{UV-}$ and exits UVLO when VDDA rises above $VDDA_{UV+}$.




Figure 35. Device Behavior during Normal Operation and Shutdown

5.6.3. Under Voltage Lockout (UVLO)

The UVLO circuit unconditionally drives VO low when VDD is below the lockout threshold. Referring to Figures 36 through 39, upon power up, the Si823x is maintained in UVLO until VDD rises above V_{DDUV+} . During power down, the Si823x enters UVLO when VDD falls below the UVLO threshold plus hysteresis (i.e., $V_{DD} \leq V_{DDUV+} - V_{DDHYS}$).




Figure 36. Si823x UVLO Response (5 V)




Figure 38. Si823x UVLO Response (10 V)




Figure 37. Si823x UVLO Response (8 V)




Figure 39. Si823x UVLO Response (12.5 V)

5.6.4. Control Inputs

VIA, VIB, and PWM inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high. For PWM input versions (Si8231/4), VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low.

5.6.5. Disable Input

When brought high, the DISABLE input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within t_{SD} after $DISABLE = V_{IH}$ and resumes within $t_{RESTART}$ after $DISABLE = V_{IL}$. The DISABLE input has no effect if VDDI is below its UVLO level (i.e. VOA, VOB remain low).

5.7. Programmable Dead Time and Overlap Protection

All high-side/low-side drivers (Si8230/1/3/4) include programmable overlap protection to prevent outputs VOA and VOB from being high at the same time. These devices also include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB (Figure 26.A). When enabled, dead time is present on all transitions, even after overlap recovery (Figure 26.B). The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per Equation 5. Note that the dead time pin can be tied to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

$$DT \approx 10 \times RDT$$

where:
 DT= dead time (ns)
 and
 RDT= dead time programming resistor (k Ω)

Equation 5.

The device driving VIA and VIB should provide a minimum dead time of TDD to avoid activating overlap protection. Input/output timing waveforms for the two-input drivers are shown in Figure 40, and dead time waveforms are shown in Figure 41.




Figure 40. Input / Output Waveforms for High-Side / Low-Side Two-Input Drivers




Figure 41. Dead Time Waveforms for High-Side/Low-Side Two-Input Drivers

6. Applications

The following examples illustrate typical circuit configurations using the Si823x.

6.1. High-Side / Low-Side Driver

Figure 42A shows the Si8230/3 controlled using the VIA and VIB input signals, and Figure 42B shows the Si8231/4 controlled by a single PWM signal.




Figure 42. Si823x in Half-Bridge Application

For both cases, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si823x requires VDD in the range of 4.5 to 5.5 V, while the VDDA and VDDDB output side supplies must be between 6.5 and 24 V with respect to their respective grounds. The boot-strap start up time will depend on the CB cap chosen. VDD2 is usually the same as VDDDB. Also note that the bypass capacitors on the Si823x should be located as close to the chip as possible. Moreover, it is recommended that 0.1 and 10 μF bypass capacitors be used to reduce high frequency noise and maximize performance.

6.2. Dual Driver

Figure 43 shows the Si823x configured as a dual driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 V dc between them.




Figure 43. Si8235 in a Dual Driver Application

6.3. Dual Driver with Thermally Enhanced Package (Si8236)

The thermal pad of the Si8236 must be connected to a heat spreader to lower thermal resistance. Generally, the larger the thermal shield's area, the lower the thermal resistance. It is recommended that thermal vias also be used to add mass to the shield. Vias generally have much more mass than the shield alone and consume less space, thus reducing thermal resistance more effectively. While the heat spreader is not generally a circuit ground, it is a good reference plane for the Si8236 and is also useful as a shield layer for EMI reduction.

With a 10mm² thermal plane on the outer layers (including 20 thermal vias), the thermal impedance of the Si8236 was measured at 50 °C/W. This is a significant improvement over the Si835 which does not include a thermal pad. The Si8235's thermal resistance was measured at 105 °C /W.

7. Pin Descriptions




Table 11. Si8230/3 Two-Input HS/LS Isolated Driver (SOIC-16)

Pin	Name	Description
1	VIA	Non-inverting logic input terminal for Driver A.
2	VIB	Non-inverting logic input terminal for Driver B.
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
4	GNDI	Input-side ground terminal.
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
6	DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 1 ns dead time when connected to VDDI or left open (see "5.7. Programmable Dead Time and Overlap Protection" on page 26).
7	NC	No connection.
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
9	GNDB	Ground terminal for Driver B.
10	VOB	Driver B output (low-side driver).
11	VDDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
12	NC	No connection.
13	NC	No connection.
14	GNDA	Ground terminal for Driver A.
15	VOA	Driver A output (high-side driver).
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.




Table 12. Si8231/4 PWM Input HS/LS Isolated Driver (SOIC-16)

Pin	Name	Description
1	PWM	PWM input.
2	NC	No connection.
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
4	GNDI	Input-side ground terminal.
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
6	DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 1 ns dead time when connected to VDDI or left open (see "5.7. Programmable Dead Time and Overlap Protection" on page 26).
7	NC	No connection.
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
9	GNDB	Ground terminal for Driver B.
10	VOB	Driver B output (low-side driver).
11	VDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
12	NC	No connection.
13	NC	No connection.
14	GNDA	Ground terminal for Driver A.
15	VOA	Driver A output (high-side driver).
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.




Table 13. Si8232/5 Dual Isolated Driver (SOIC-16)

Pin	Name	Description
1	VIA	Non-inverting logic input terminal for Driver A.
2	VIB	Non-inverting logic input terminal for Driver B.
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
4	GNDI	Input-side ground terminal.
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
6	NC	No connection.
7	NC	No connection.
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
9	GNDB	Ground terminal for Driver B.
10	VOB	Driver B output.
11	VDDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
12	NC	No connection.
13	NC	No connection.
14	GNDA	Ground terminal for Driver A.
15	VOA	Driver B output.
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.

LGA-14 (5 x 5 mm)




Table 14. Si8233 Two-Input HS/LS Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
VIA	2	Non-inverting logic input terminal for Driver A.
VIB	3	Non-inverting logic input terminal for Driver B.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	6	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 1 ns dead time when connected to VDDI or left open (see "5.7. Programmable Dead Time and Overlap Protection" on page 26).
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.

LGA-14 (5 x 5 mm)




Table 15. Si8234 PWM Input HS/LS Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
PWM	2	PWM input.
NC	3	No connection.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	6	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 1 ns dead time when connected to VDDI or left open (see "5.7. Programmable Dead Time and Overlap Protection" on page 26).
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.

LGA-14 (5 x 5 mm)




Table 16. Si8235/6 Dual Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
VIA	2	Non-inverting logic input terminal for Driver A.
VIB	3	Non-inverting logic input terminal for Driver B.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
NC	6	No connection.
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.

8. Ordering Guide

The ordering part number (OPN) naming convention is described in Figure 44. The currently available OPNs are listed in Table 17. The part number convention is not intended to imply that all possible device configuration options and their corresponding ordering part numbers (OPN) will be available or are included in the ordering guide table. However, if there is a specific device configuration of interest that is currently not listed in the ordering guide table, contact your local Silicon Labs sales representative, or go to the Silicon Labs Technical Support web page at <https://www.silabs.com/support/pages/contacttechnicalsupport.aspx> and register to submit a request for your specific device configuration and OPN. Ordering part number options for 10 V and 12.5 V UVLO will be made available only by request.




Figure 44. ISODriver OPN Naming Convention

Table 17. Ordering Part Numbers

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only
Wide Body (WB) Package Options								
Si8230BB-B-IS	VIA, VIB	High Side/ Low Side	0.5 A	8 V	2.5 kVrms	-40 to +125 °C	SOIC-16 Wide Body	Si8230-A-IS
Si8231BB-B-IS	PWM	High Side/ Low Side						Si8231-A-IS
Si8232BB-B-IS	VIA, VIB	Dual Driver						Si8232-A-IS
Si8233BB-C-IS	VIA, VIB	High Side/ Low Side	4.0 A	8 V				Si8233-B-IS
Si8234BB-C-IS	PWM	High Side/ Low Side						Si8234-B-IS
Si8235BB-C-IS	VIA, VIB	Dual Driver						Si8235-B-IS
Si8230AB-B-IS	VIA, VIB	High Side/ Low Side	0.5 A	5 V	2.5 kVrms	-40 to +125 °C	SOIC-16 Wide Body	N/A
Si8231AB-B-IS	PWM							N/A
Si8232AB-B-IS	VIA, VIB							Dual Driver
Si8233AB-C-IS	VIA, VIB	High Side/ Low Side	4.0 A	5 V				N/A
Si8234AB-C-IS	PWM							N/A
Si8235AB-C-IS	VIA, VIB							Dual Driver
Narrow Body (NB) Package Options								
Si8230BB-B-IS1	VIA, VIB	High Side/ Low Side	0.5 A	8 V	2.5 kVrms	-40 to +125 °C	SOIC-16 Narrow Body	N/A
Si8231BB-B-IS1	PWM	High Side/ Low Side						
Si8232BB-B-IS1	VIA, VIB	Dual Driver						
Si8233BB-C-IS1	VIA, VIB	High Side/ Low Side	4.0 A	8 V				
Si8234BB-C-IS1	PWM	High Side/ Low Side						
Si8235BB-C-IS1	VIA, VIB	Dual Driver						
Note: All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16, 14-LD LGA, and narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.								

Table 17. Ordering Part Numbers (Continued)

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only
Si8230AB-B-IS1	VIA, VIB	High Side/ Low Side	0.5 A	5 V	2.5 kVrms	-40 to +125 °C	SOIC-16 Narrow Body	N/A
Si8231AB-B-IS1	PWM							N/A
Si8232AB-B-IS1	VIA, VIB	Dual Driver	N/A					
Si8233AB-C-IS1	VIA, VIB	High Side/ Low Side	4.0 A	5 V				N/A
Si8234AB-C-IS1	PWM							N/A
Si8235AB-C-IS1	VIA, VIB	Dual Driver	N/A					
LGA Package Options								
Si8233BB-C-IM	VIA, VIB	High Side/ Low Side	4.0 A	8 V	2.5 kVrms	-40 to +125 °C	LGA-14 5x5 mm	Si8233-B-IM
Si8233AB-C-IM				5 V				N/A
Si8234BB-C-IM	PWM			8 V				Si8234-B-IM
Si8234AB-C-IM				5 V				N/A
Si8235BB-C-IM	VIA, VIB	Dual Driver	4.0 A	8 V	1.5 kVrms	-40 to +125 °C	LGA-14 5x5 mm w/ Ther- mal Pad	Si8235-B-IM
Si8235AB-C-IM				5 V				N/A
Si8236BA-C-IM				8 V				Si8236-B-IM
Si8236AA-C-IM				5 V				N/A
5 kV Ordering Options								
Si8230BD-B-IS	VIA, VIB	High Side/ Low Side	0.5 A	8 V	5.0 kVrms	-40 to +125 °C	SOIC-16 Wide Body	N/A
Si8231BD-B-IS	PWM	High Side/ Low Side						
Si8232BD-B-IS	VIA, VIB	Dual Driver						
Si8233BD-C-IS	VIA, VIB	High Side/ Low Side	4.0 A					
Si8234BD-C-IS	PWM	High Side/ Low Side						
Si8235BD-C-IS	VIA, VIB	Dual Driver						
Note: All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16, 14-LD LGA, and narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.								

Table 17. Ordering Part Numbers (Continued)

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only
Si8230AD-B-IS	VIA, VIB	High Side/ Low Side	0.5 A	5 V	5.0 kVrms	-40 to +125 °C	SOIC-16 Wide Body	N/A
Si8231AD-B-IS	PWM							N/A
Si8232AD-B-IS	VIA, VIB	Dual Driver	4.0 A	5 V				N/A
Si8233AD-C-IS	VIA, VIB	High Side/ Low Side						N/A
Si8234AD-C-IS	PWM							N/A
Si8235AD-C-IS	VIA, VIB	Dual Driver	N/A					

Note: All packages are RoHS-compliant.
Moisture sensitivity level is MSL3 for wide-body SOIC-16, 14-LD LGA, and narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

9. Package Outline: 16-Pin Wide Body SOIC

Figure 45 illustrates the package details for the Si823x in a 16-Pin Wide Body SOIC. Table 18 lists the values for the dimensions shown in the illustration.




Figure 45. 16-Pin Wide Body SOIC

Table 18. Package Diagram Dimensions

Symbol	Millimeters	
	Min	Max
A	—	2.65
A1	0.1	0.3
D	10.3 BSC	
E	10.3 BSC	
E1	7.5 BSC	
b	0.31	0.51
c	0.20	0.33
e	1.27 BSC	
h	0.25	0.75
L	0.4	1.27
θ	0°	7°

10. Land Pattern: 16-Pin Wide Body SOIC

Figure 46 illustrates the recommended land pattern details for the Si823x in a 16-pin wide-body SOIC. Table 19 lists the values for the dimensions shown in the illustration.




Figure 46. 16-Pin SOIC Land Pattern

Table 19. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.90

Notes:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

11. Package Outline: 16-Pin Narrow Body SOIC

Figure 47 illustrates the package details for the Si823x in a 16-pin narrow-body SOIC (SO-16). Table 20 lists the values for the dimensions shown in the illustration.




Figure 47. 16-pin Small Outline Integrated Circuit (SOIC) Package

Table 20. Package Diagram Dimensions

Dimension	Min	Max	Dimension	Min	Max
A	—	1.75	L	0.40	1.27
A1	0.10	0.25	L2	0.25 BSC	
A2	1.25	—	h	0.25	0.50
b	0.31	0.51	θ	0°	8°
c	0.17	0.25	aaa	0.10	
D	9.90 BSC		bbb	0.20	
E	6.00 BSC		ccc	0.10	
E1	3.90 BSC		ddd	0.25	
e	1.27 BSC				

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

12. Land Pattern: 16-Pin Narrow Body SOIC

Figure 48 illustrates the recommended land pattern details for the Si823x in a 16-pin narrow-body SOIC. Table 21 lists the values for the dimensions shown in the illustration.




Figure 48. 16-Pin Narrow Body SOIC PCB Land Pattern

Table 21. 16-Pin Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
Notes:		
<ol style="list-style-type: none"> 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion). 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed. 		

13. Package Outline: 14 LD LGA (5 x 5 mm)

Figure 49 illustrates the package details for the Si823x in an LGA outline. Table 22 lists the values for the dimensions shown in the illustration.




Figure 49. Si823x LGA Outline

Table 22. Package Diagram Dimensions

Dimension	MIN	NOM	MAX
A	0.74	0.84	0.94
b	0.25	0.30	0.35
D	5.00 BSC		
D1	4.15 BSC		
e	0.65 BSC		
E	5.00 BSC		
E1	3.90 BSC		
L	0.70	0.75	0.80
L1	0.05	0.10	0.15
aaa	—	—	0.10
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.15
eee	—	—	0.08
Notes:			
1. All dimensions shown are in millimeters (mm) unless otherwise noted.			
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.			

14. Land Pattern: 14 LD LGA

Figure 50 illustrates the recommended land pattern details for the Si823x in a 14-pin LGA. Table 23 lists the values for the dimensions shown in the illustration.




Figure 50. 14-Pin LGA Land Pattern

Table 23. 14-Pin LGA Land Pattern Dimensions

Dimension	(mm)
C1	4.20
E	0.65
X1	0.80
Y1	0.40

Notes:

General:

1. All dimensions shown are in millimeters (mm).
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design:

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design:

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly:

8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

15. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)

Figure 51 illustrates the package details for the Si8236 ISOdriver in an LGA outline. Table 24 lists the values for the dimensions shown in the illustration.




Figure 51. Si823x LGA Outline with Thermal Pad

Table 24. Package Diagram Dimensions

Dimension	MIN	NOM	MAX
A	0.74	0.84	0.94
b	0.25	0.30	0.35
D	5.00 BSC		
D1	4.15 BSC		
e	0.65 BSC		
E	5.00 BSC		
E1	3.90 BSC		
L	0.70	0.75	0.80
L1	0.05	0.10	0.15
P1	1.40	1.45	1.50
P2	4.15	4.20	4.25
aaa	—	—	0.10
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.15
eee	—	—	0.08
Notes:			
1. All dimensions shown are in millimeters (mm) unless otherwise noted.			
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.			

16. Land Pattern: 14 LD LGA with Thermal Pad

Figure 52 illustrates the recommended land pattern details for the Si8236 in a 14-pin LGA with thermal pad. Table 25 lists the values for the dimensions shown in the illustration.




Figure 52. 14-Pin LGA with Thermal Pad Land Pattern

Table 25. 14-Pin LGA with Thermal Pad Land Pattern Dimensions

Dimension	(mm)
C1	4.20
C2	1.50
D2	4.25
E	0.65
X1	0.80
Y1	0.40

Notes:

General:

1. All dimensions shown are in millimeters (mm).
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design:

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design:

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly:

8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

17. Top Marking: 16-Pin Wide Body SOIC




Figure 53. 16-Pin Wide Body SOIC Top Marking

Table 26. 16-Pin Wide Body SOIC Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options	Si823 = ISOdriver product series Y = Peak output current <ul style="list-style-type: none"> ■ 0, 1, 2 = 0.5 A ■ 3, 4, 5 = 4.0 A
	See Ordering Guide for more information.	U = UVLO level <ul style="list-style-type: none"> ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating <ul style="list-style-type: none"> ■ B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Line 3 Marking:	Circle = 1.5 mm Diameter (Center Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan

18. Top Marking: 16-Pin Narrow Body SOIC




Figure 54. 16-Pin Narrow Body SOIC Top Marking

Table 27. 16-Pin Narrow Body SOIC Top Marking Explanations

Line 1 Marking:	Base Part Number Ordering Options	Si823 = ISOdriver product series Y = Peak output current <ul style="list-style-type: none"> ■ 0, 1, 2 = 0.5 A ■ 3, 4, 5 = 4.0 A
	See Ordering Guide for more information.	U = UVLO level <ul style="list-style-type: none"> ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating <ul style="list-style-type: none"> ■ B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.

19. Top Marking: 14 LD LGA




Figure 55. 14-LD LGA Top Marking

Table 28. 14-LD LGA Top Marking Explanations

Line 1 Marking:	Base Part Number Ordering Options See Ordering Guide for more information.	Si823 = ISOdriver product series Y = Peak output current <ul style="list-style-type: none"> ■ 0, 1, 2 = 0.5 A ■ 3, 4, 5, 6 = 4.0 A
Line 2 Marking:	Ordering options	U = UVLO level <ul style="list-style-type: none"> ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating <ul style="list-style-type: none"> ■ A = 1.5 kV; B = 2.5 kV; C = 3.75 kV; D = 5.0 kV I = -40 to +125 °C ambient temperature range M = LGA package type
Line 3 Marking:	TTTTTT	Manufacturing Code from Assembly
Line 4 Marking:	Circle = 1.5 mm diameter	Pin 1 identifier
	YYWW	Manufacturing date code

DOCUMENT CHANGE LIST

Revision 0.11 to Revision 0.2

- Updated all specs to reflect latest silicon revision.
- Updated Table 1 on page 6 to include new UVLO options.
- Updated Table 2 on page 10 to reflect new maximum package isolation ratings
- Added Figures 34, 35, and 36.
- Updated Ordering Guide to reflect new package offerings.
- Added "5.6.3.Under Voltage Lockout (UVLO)" on page 25 to describe UVLO operation.

Revision 0.2 to Revision 0.3

- Moved Sections 2, 3, and 4 to after Section 5.
- Updated Tables 14, 15, and 16.
 - Removed Si8230, Si8231, and Si8232 from pinout and from title.
- Updated and added Ordering Guide footnotes.
- Updated UVLO specifications in Table 1 on page 6.
- Added PWD and Output Supply Active Current specifications in Table 1.
- Updated and added typical operating condition graphs in "3.Typical Operating Characteristics (0.5 Amp)" on page 16 and "4.Typical Operating Characteristics (4.0 Amp)" on page 18.

Revision 0.3 to Revision 1.0

- Updated Tables 3, 4, 5, and 6.
- Updated "8. Ordering Guide" .
 - Added 5 V UVLO ordering options
- Added Device Marking sections.

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>
and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

The sale of this product contains no licenses to Power-One's intellectual property. Contact Power-One, Inc. for appropriate licenses.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.