

50 mA Switched Capacitor Voltage Boost with Regulated Output

ADP3607


FEATURES

Fully Regulated Output Voltage (5 V and Adjustable) Input Voltage Range From 3 V to 5 V 50 mA Output Current Output Accuracy: ±5% High Switching Frequency: 250 kHz SO-8 and TSSOP-8 Packages -40°C to +85°C Ambient Temperature Range

APPLICATIONS

Computer Peripherals and Add-On Cards Portable Instruments Battery Powered Devices Pagers and Radio Control Receivers Disk Drives Mobile Phones

FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The ADP3607 is a 50 mA regulated output switched capacitor voltage doubler. It provides a regulated output voltage with minimum voltage loss and requires a minimum number of external components. In addition, the ADP3607 does not require the use of an inductor.

The internal oscillator of the ADP3607 runs at 500 kHz nominal frequency, which produces an output switching frequency of 250 kHz. This allows for the use of smaller charge pump and filter capacitors.

The ADP3607 provides an accuracy of $\pm 5\%$ with a typical shutdown current of 150 µA. It can also operate from a single positive input voltage as low as 3 V. The ADP3607 is offered with the regulation fixed at 5 V, or adjustable via external resistors over a 3 V to 9 V range.



*FOR BEST PERFORMANCE, $10 \mu F$ IS RECOMMENDED C_P : SPRAGUE, 293D475X0010B2W C_{IN}, C_0 : TOKIN, 1E475ZY5UC205F

Figure 1. Typical Application Circuit

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

$\label{eq:ADP3607} ADP3607 - SPECIFICATIONS^{1, 2, 3} (V_{IN} = 3.3 \ V @ T_A = +25^{\circ}C, \ C_P = C_0 = 4.7 \ \mu F \ unless \ otherwise \ noted.)$

Parameter	Symbol	Condition	Min	Тур	Max	Units
OPERATING SUPPLY RANGE	Vs		3.0	3.3	5	V
SUPPLY CURRENT Shutdown Mode	I _S	$\begin{array}{c} -40^{\circ}{\rm C} < {\rm T_A} < +85^{\circ}{\rm C} \\ {\rm V_{SD}} = {\rm V_{IN}}, -40^{\circ}{\rm C} < {\rm T_A} < +85^{\circ}{\rm C} \end{array}$		3.5 150	6 200	mA μA
OUTPUT VOLTAGE ⁴	V _o V _o	$ I_{O} = 25 \text{ mA} I_{O} = 10 \text{ mA to 50 mA} -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C} 3.0 \text{ V} \le \text{V}_{S} \le 3.6 \text{ V} $	4.85 4.75	5 5	5.15 5.25	V V
LOAD REGULATION	$\Delta V_O/I_O$	$I_{O} = 10 \text{ mA}-25 \text{ mA}$ $I_{O} = 10 \text{ mA}-50 \text{ mA}$		0.3 0.25		mV/mA mV/mA
OUTPUT RESISTANCE (Open Loop)	R _O			11		Ω
OUTPUT RIPPLE VOLTAGE	V _{RIPPLE}	$C_{IN} = C_0 = 4.7 \ \mu F$ $I_{LOAD} = 25 \ mA$ $I_{LOAD} = 50 \ mA$		16 31		mV mV
SWITCHING FREQUENCY	f _S	$V_{IN} = 3.3 V$ -40°C < T _A < +85°C	212	250	288	kHz
SHUTDOWN Logic Input High Input Current Logic Input Low Input Current	V _{IH} I _{IH} V _{IL} I _{IL}		2.4	1	0.4	V μΑ V μΑ

NOTES

¹Capacitors C_{IN} , C_{O} and C_{P} in the test circuit are 4.7 μ F with 0.1 Ω ESR. Capacitors with higher ESR may reduce output voltage and efficiency. ²See Figure 1 conditions.

³All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

 4 For the adjustable version, a 1% resistor should be used to maintain output voltage tolerance. For both device types, tolerances can be improved by >1% using larger value and lower ESR capacitors for C₀ and C_P.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

Input Voltage (V _{IN} to GND) $\dots +7.5$ V
Output Voltage (V _{OUT} to GND)
Output Short Circuit Protection1 sec
θ_{JA} , SO-8 Package ² 150°C/W
θ_{JA} , TSSOP-8 Package ² 208°C/W
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature Range (Soldering 10 sec)+300°C
Vapor Phase (60 sec)+215°C
Infrared (15 sec)+220°C

ORDERING GUIDE

Model	Output Voltage	Package Option*	
ADP3607AR-5	5 V, 50 mA	SO-8	
ADP3607AR	Adjustable, 50 mA	SO-8	
ADP3607ARU-5	5 V, 50 mA	RU-8	
ADP3607ARU	Adjustable, 50 mA	RU-8	

*SO = Small Outline Package; RU = Thin Small Outline Package. Contact the factory for the availability of other output voltage options.

¹This is a stress rating only, operation beyond these limits can cause the device to be permanently damaged.

 $^2\theta_{JA}$ is specified for worst case conditions with device soldered on a circuit board.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3607 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



NOTES

ADP3607

Table I. Other Members of ADP360x Family¹

Model	Output Current	Package Option ²	Comments
ADP3603AR	50 mA	SO-8	Nom. –3 V ± 3% Inverter
ADP3604AR	120 mA	SO-8	Nom. $-3 V \pm 3\%$ Inverter
ADP3605AR-3	120 mA	SO-8	Nom. $-3 V \pm 5\%$ Inverter
ADP3605AR	120 mA	SO-8	Adj. Output Inverter

NOTES

¹See individual data sheets for detailed ordering information. ²SO = Small Outline package.

Table II. Alternative Capacitor T	echnologies
-----------------------------------	-------------

Туре	Life	High Freq	Temp	Size	Cost
Aluminum Electrolytic Capacitor	Fair	Fair	Fair	Small	Low
Multilayer Ceramic Capacitor	Long	Good	Poor	Fair	High
Solid Tantalum Capacitor	Above Avg	Avg	Avg	Avg	Avg
OS-CON Capacitor	Above Avg	Good	Good	Good	Avg


Table III. Recommended Capacitor Manufacturers

Manufacturer	Capacitor	Capacitor Type
Sprague	672D, 673D, 674D, 678D	Aluminum Electrolytic
Sprague	675D, 173D, 199D	Tantalum
Nichicon	PF and PL	Aluminum Electrolytic
Mallory	TDC and TDL	Tantalum
TOKIN	MLCC	Multilayer Ceramic
MuRata	GRM	Multilayer Ceramic

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function	
1	C _P +	Positive Terminal for the Pump Capacitor.	
2	V _{IN}	Input Voltage. Connect a low ESR bypass capacitor between this pin and device ground to minimize supply transients.	
3	C _P -	Negative Terminal for the Pump Capacitor.	
4	SD	Logic Level Shutdown. Apply a logic Hi or connect to V_{IN} to shut down the device. In Shutdown mode, the charge pump is turned off and quiescent current is reduced. Apply a logic low or connect to ground for normal operation.	
5	V _{SENSE}	Output Voltage Sense Line. This is used to improve load regulation by eliminating IR drops on the high current carrying output traces. For normal operation, connect V _{SENSE} to V _{OUT} . See Application Informa- tion section for more detail.	
6	NC	No Connection.	
7	GND	Ground.	
8	V _{OUT}	Regulated Output Voltage. Connect a low ESR, 4.7 µF or larger capacitor between this pin and device GND.	

PIN CONFIGURATION



ADP3607-Typical Performance Characteristics




Figure 2. Oscillator Frequency vs. Supply Voltage




Figure 3. Output Voltage vs. Temperature




Figure 4. Average Input Current vs. Output Current




Figure 5. Supply Current vs. Temperature in Normal Mode




Figure 6. Oscillator Frequency vs. Temperature




Figure 7. Output Voltage vs. Load Current




Figure 8. Supply Current vs. Supply Voltage in Normal Mode




Figure 9. Supply Current vs. Temperature in Shutdown Mode




Figure 10. Start-up Under Full Load Based on Circuit of Figure 1




Figure 11. Supply Current vs. Supply Voltage in Shutdown Mode




Figure 12. Efficiency vs. Load Current Based on Circuit of Figure 1




Figure 13. Load Transient Response Based on Circuit of Figure 1

ADP3607

THEORY OF OPERATION

The ADP3607 uses a switched capacitor principle to generate a regulated boost voltage from a positive input voltage. An on-board oscillator generates a two-phase clock to control a switching network that transfers charge between the storage capacitors. The switches turn on and off at a 250 kHz rate that is generated from an internal 500 kHz oscillator. The basic principle behind the voltage conversion scheme is illustrated in Figures 14 and 15.




Figure 14. ADP3607 Switch Configuration Charging the Pump Capacitor

During phase one, S1 and S3 are ON, charging the pump capacitor to the input voltage. Before the next phase begins, S1 and S3 are turned OFF, as are S2 and S4 to prevent any overlap. S2 and S4 are turned ON during the second phase (see Figure 15) and charge stored in the pump capacitor is transferred to the output capacitor.




Figure 15. ADP3607 Switch Configuration Charging the Output Capacitor

During the second phase, the negative terminal of the pump capacitor is connected to V_{IN} through variable resistance switch S4, and the positive terminal is connected to the output, resulting in a voltage shift at the output terminal. The ADP3607 block diagram is shown on the front page.




Figure 16. ESR vs. Temperature

APPLICATION INFORMATION

Capacitor Selection

The ADP3607's high internal oscillator frequency permits the use of small capacitors for both the pump and the output capacitors. For a given load current, factors affecting the output voltage performance are:

- Pump (C_P) and output (C_O) capacitance.
- ESR of the C_P and C_O .

When selecting the capacitors, keep in mind that not all manufacturers guarantee capacitor ESR in the range required by the circuit. In general, the capacitor's ESR is inversely proportional to its physical size, so larger capacitance values and higher voltage ratings tend to reduce ESR. Since the ESR is also a function of the operating frequency, when selecting a capacitor make sure its value is rated at the circuit's operating frequency. Another factor affecting capacitor performance is temperature.

Figure 16 illustrates the temperature effect on various capacitors. If the circuit has to operate at temperatures significantly different from +25°C, the capacitance and ESR values must be carefully selected to adequately compensate for the change. Various capacitor technologies offer improved performance over temperature; for example, certain tantalum capacitors provide good low temperature ESR but at a higher cost. Table II provides the ratings for different types of capacitor technologies to help the designer select the right capacitors for the application. The exact values of C_{IN} and C_O are not critical. However, low ESR capacitors such as solid tantalum and multilayer ceramic capacitors are recommended to minimize voltage loss at high currents. Table III shows a partial list of the recommended low ESR capacitor manufacturers.




Figure 17. Output Ripple Voltage (mV) vs. Capacitance and ESR

Input Capacitor

A small 1 μ F input bypass capacitor (preferably with low ESR) such as tantalum or multilayer ceramic, is recommended to reduce noise and supply transients, and supply part of the peak input current drawn by the ADP3607. A large capacitor is recommended if the input supply is connected to the ADP3607 through long leads, or if the pulse current drawn by the device might affect other circuitry through supply coupling.

Output Capacitor

The output capacitor (C_0) is alternately charged to the C_P voltage when C_P is switched in parallel with C_0 . The ESR of C_0 introduces steps in the V_{OUT} waveform whenever the charge pump charges C_0 , which contributes to V_{OUT} ripple. Thus, ceramic or tantalum capacitors are recommended for C_0 to minimize ripple on the output. Figure 17 illustrates the output ripple voltage effect for various capacitance and ESR values. Note that as the capacitor value increases beyond the point where the dominant contribution to the output ripple is due to the ESR, no significant reduction in V_{OUT} ripple is achieved by added capacitance. Since output current is supplied solely by

the output capacitor, C_0 , during one-half of the charge-pump cycle, peak-to-peak output ripple voltage is calculated by using the following formula.

$$V_{RIPPLE} = \frac{I_L}{2 \times F_{PUMP} \times C_O} + 2 \times I_L \times ESR_{CO}$$

where

 I_L = Load Current

 F_{PUMP} = 250 kHz nominal switching frequency

 C_O = 10 $\mu \mathrm{F}$ with an ESR of 0.15 Ω

$$V_{RIPPLE} = \frac{50 \, mA}{2 \times 250 \, kHz \times 10 \, \mu F} + 2 \times 50 \, mA \times 0.15 = 25 \, mV$$

Multiple smaller capacitors can be connected in parallel to yield lower ESR and potential cost savings. For lighter loads, proportionally smaller capacitors are required. To reduce high frequency noise, bypass the output with a 0.1 μ F ceramic capacitor in parallel with the output capacitor.

Pump Capacitor

The ADP3607 alternately charges C_P to the input voltage when C_P is switched in parallel with the input supply, and then transfers charge to C_O when C_P is switched in parallel with C_O . During the time C_P is charging, the peak current is approximately two times the output current. During the time C_P is delivering charge to C_O , the supply current drops down to about 3 mA.

A low ESR capacitor has much greater impact on performance for C_P than C_O since current through C_P is twice the C_O current. Therefore, the voltage drop due to C_P is about four times the ESR of C_P times the load current. While the ESR of C_O affects the output ripple voltage, the voltage drop generated by the ESR of C_P , combined with the voltage drop due to the output source resistance, determines the maximum available V_{OUT} .

Improved Load Regulation

In most applications, IR drops due to printed circuit board traces are not critical. V_{SENSE} should be connected to the output at a convenient pcb location close to the load. However, if a reduction in IR drops, or improvement in load regulation is desired, the sense line can be used to monitor the output voltage at the load. To avoid excessive noise pickup, keep the V_{SENSE} line as short as possible and away from any noisy line.

Shutdown Mode

The ADP3607's output can be disabled by pulling the SD Pin to a TTL/CMOS logic high level which will stop the internal oscillator. Applying a logic low will turn ON the oscillator. If the shutdown feature is not used, the SD pin should be tied to ground. The shutdown mode current is dominated by the resistor divider connected to the V_{SENSE} pin. This current can be calculated using one of the following formulas.

5 V fixed output version:

$$I_{SENSE(SD)} = \frac{(V_{IN} - 0.3V)}{23.75 \,k\Omega}$$

Adjustable output version:

Downloaded from Elcodis.com electronic components distributor

$$I_{SENSE(SD)} = \frac{(V_{IN} - 0.3 V)}{(9.5 k\Omega + R_{EXT})}$$

where R_{EXT} is in k Ω .

REV. 0

Because of the external Schottky diode between $V_{\rm IN}$ and $V_{\rm OUT}$, the output voltage will be held to a diode drop below $V_{\rm IN}$ when the ADP3607 is in shutdown mode.

Power Dissipation

The power dissipation of the ADP3607 circuit must be limited such that the junction temperature of the device does not exceed the maximum junction temperature rating. Total power dissipation is calculated as follows:

$$P = (2 V_{IN} - V_{OUT}) I_{OUT} + (V_{IN}) I_S$$

Where I_{OUT} and I_S are output current and supply current, V_{IN} and V_{OUT} are input and output voltages respectively.

For example: assuming worst case conditions, $V_{IN} = 5 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{OUT} = 50 \text{ mA}$ and $I_S = 6 \text{ mA}$. Calculated device power dissipation is:

 $P \approx (2 \times 5 \ V - 5 \ V)(0.05 \ A) + (5 \ V)(0.006 \ A) = 280 \ mW$

This is far below the 660 mW power dissipation capability of the ADP3607.

General Board Layout Guidelines

Since the ADP3607's internal switches turn on and off very quickly, good PC board layout practices are critical to ensure optimal operation of the device. Improper layouts will result in poor load regulation, especially with heavy loads. Following these simple layout guidelines will improve output performance.

- 1. Use adequate ground and power traces or planes.
- 2. Use single point ground for device ground and input and output capacitor grounds.
- 3. Keep external components as close to the device as possible.
- 4. Use short traces from the input and output capacitors to the input and output pins respectively.

Maximum Output Voltage

Maximum unregulated output voltage can be obtained by connecting the V_{SENSE} pin to ground instead of to the V_{OUT} pin (see Figure 18). Under this condition, the magnitude of the unregulated output voltage depends on the load current. V_{OUT} is inversely proportional to the load current.




Figure 18. Maximum Unregulated Output Voltage

ADP3607

Regulated Adjustable Output Voltage

For the adjustable version of the ADP3607, the regulated output voltage is programmed by a resistor that is inserted between the V_{SENSE} and V_{OUT} pins, as illustrated in Figure 19. The inherent limit of the output voltage of a single doubling charge pump stage is two times the input voltage. The scaling factor of 2.00 is reduced somewhat due to losses that increase with output current. To increase the scaling factor to attain a more positive output voltage, an external pump stage can be added with just passive components as shown in Figure 20. That single stage increases the scaling factor to a limit of 3, although the diode drops will limit the ability to noticeably attain that exact 3.00 scaling factor. Even further increases can be achieved with more external pump stages. High accuracy on the adjustable output is achieved through the use of precision trimmed internal resistors, which eliminates the need to trim the external resistor or add a second resistor to form a divider. The adjustable output voltage is set using the following formula:

$$V_{OUT} = \frac{R}{9.5} + 1$$

where V_{OUT} is in volts and R is in k Ω s.




Figure 19. Regulated Adjustable Output Voltage

8-Lead SOIC




Figure 20. Regulated 12 V from a 5 V Input

Regulated Dual Supply System

The circuit in Figure 21 provides regulated positive and negative voltages for systems that require dual supplies from a single battery or power supply.






Figure 21. Regulated Dual Supply System

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





C3500-8-8/99