
1								F	REVISI	ONS										
LTR						DESCF		N					DA	TE (YI	R-MO-	DA)		APPF	ROVE)
A	Adde CAG	Added four device types and updated format. Added CAGE 1FN41 and 34649.					Added	two ve	endors	ors 91-03-27				M. A. Frye						
В						NOR							92-0)5-15			M. A. Frye			
С						NOR)9-05				A. Frye		
D)7-05				A. Frye		
E		Changes in accordance with NOR 5962-R227-94. Updated format to include QML vendor paragraphs.							ksr)7-24				mond		n	
 F						year re)5-31				mond		
		•	•	71		,							•							
THE ORIG REV SHEET REV SHEET	GINAL I	FIRST	PAG	E OF	THIS	DRAW	/ING H	IAS BI	EEN C		ED									
REV SHEET		FIRST	PAG	E OF			/ING H	IAS BI	EEN C	F	ED F	F	F	F	F	F	F	F	F	F
REV SHEET REV SHEET	JS	FIRST	PAG	RE		DRAW						F 6	F 7	F 8	F 9	F 10	F 11	F 12	F 13	F 14
REV SHEET REV SHEET REV STATU	JS	FIRST	PAG	RE [\] SHI	V EET	ED BY	F 1	F	F	F	F 5	-	7	8	9	10	11	12	13	-
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	IS 3 NDAF	RD	PAG	RE ^V SHI PRE Ker	V EET	ED BY Rice	F 1	F	F	F	F 5	6 DEFE	7 NSE S COLUI	8 SUPPL	9 _Y CE	10 NTER D 432	11 COLU 18-399	12	13	-
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRC	IS 3 NDAF		PAG	RE ¹ SHI PRE Ker CHE	V EET EPARE ECKEI	ED BY Rice	F 1	F	F	F	F 5	6 DEFE	7 NSE S COLUI	8 SUPPL	9 _Y CE	10 NTER D 432	11 COLU 18-399	12	13	-
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS D AVA FOR U	NDAF DCIRC AWIN AILABLE ISE BY A RTMEN NCIES (RD CUIT G G IS E ALL ITS DF TH	E	RE ^V SHI PRE Ker CHE Ray	V EET EPARE Enneth ECKEI mond PROV	ED BY Rice D BY Monni ED BY	F 1	F 2	F 3	F 4 MI CN	F 5 CRC	6 DEFE	7 NSE S COLUI htt	8 SUPPL MBUS p://wv	9 9 , OHIC ww.ds MEN	10 NTER 0 432 cc.dla	11 COLU 18-399 mil	12 JMBU 90	13 S	14
REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DR/ THIS D AVA FOR U DEPARTMEN	NDAF DCIRC AWIN AILABLE ISE BY A RTMEN NCIES (RD CUIT G S S ALL ITS OF TH DEFEN	E	RE SHI PRE Ker CHE Ray Mic DRA	V EET EPARE ECKEI mond PROV	ED BY Rice D BY Monni ED BY CD BY Nonni	F 1	F 2	F 3	F 4 MI CN MC	F 5 CRC	DEFE COCIF 64P DLIT	7 NSE S COLUI htt	8 BUPPL MBUS p://wv IIT, I 16 L SIL	9 9 , OHIC ww.ds MEN	10 NTER 0 432 cc.dla /IOR	11 COLU 18-399 mil	12 JMBU 20	13 s	14

1.	SCOPE
----	-------



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table(s).

3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C inspection (see 4.3), the devices shall be programmed by the manufacturer prior to test in a checkerboard or similar pattern (a minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.

3.2.3.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	3

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing EPROMs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.10.1 <u>Erasure of EPROMs</u>. When specified, devices shall be erased in accordance with the procedure and characteristics specified in 4.4 herein.

3.10.2 <u>Programmability of EPROMs</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 herein.

3.10.3 <u>Verification of erasure and/or programmability of EPROMs</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

Test	Symbol	Conditions	Group A subgroups	Device		Limits	Unit
		$\begin{array}{l} -55^{\circ}\mathrm{C} < \mathrm{T}_{\mathrm{C}} < +125^{\circ}\mathrm{C} \\ \mathrm{V}_{\mathrm{SS}} = 0 \ \mathrm{V}; \\ 4.5 \ \mathrm{V} < \mathrm{V}_{\mathrm{CC}} < 5.5 \ \mathrm{V} \\ \mathrm{unless \ otherwise \ specified} \end{array}$	Subgroups	types	Min	Мах	
Input leakage current	ILI	$V_{IN} = 0 V$ to 5.5 V	1, 2, 3	All	-5	+5	μA
Output leakage current	I _{LO} <u>1</u> /	$V_{OUT} = 0 V \text{ to } 5.5 V$	1, 2, 3	All	-10	+10	μA
Operating current	I _{CC1}	$V_{CC} = V_{PP} = 5.5 V$ $\overline{CE} = \overline{OE} = V_{IL}$	1, 2, 3	01-06, 07		60	mA
		$0_{0-15} = 0 \text{ mA}$ f = 1/t _{AVQV} (maximum)		08		90	
Standby current	I _{CC2}	$V_{CC} = 5.5 V$	1, 2, 3	01-06		1	mA
(TTL inputs)		$\overline{CE} = V_{IH}$		07-08		20	
Standby current (CMOS inputs)	I _{CC3}	$\frac{V_{CC}}{CE} = 5.5 \text{ V}$ $\frac{V_{CC}}{E} = V_{CC} \pm 0.3 \text{ V}$	1, 2, 3	01-06		120	μA
				07-08		10	mA
V _{PP} supply current (read)	I _{PP}	V _{PP} = 5.5 V	1, 2, 3	All		100	μA
Input low voltage (TTL)	V _{IL} <u>2</u> /		1, 2, 3	All	-0.1 <u>3</u> /	0.8	V
Input high voltage (TTL)	V _{IH} <u>2</u> /		1, 2, 3	All	2.0	V _{CC} +0.5 <u>3</u> /	V
Output low voltage	V _{OL}	$ I_{OL} = 2.1 \text{ mA} \\ V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V} $	1, 2, 3	All		0.45	V
Output high voltage	V _{OH}	$\begin{array}{l} I_{OH} = -400 \ \mu A \\ V_{IH} = 2.0 \ V, \ V_{IL} = 0.8 \ V \end{array}$	1, 2, 3	All	2.4		V
Output short-circuit	I _{OS} <u>3</u> /	V ₀ = 0 V	1, 2, 3	All	-200	+200	mA
Input capacitance	C _{IN} <u>4</u> / <u>5</u> /	$V_{IN} = 0 V, T_{C} = +25^{\circ}C$ f = 1 MHz See 4.3.1c	4	All		25	pF
Output capacitance	С _{оит} <u>4</u> / <u>5</u> /	$V_{OUT} = 0 V, T_C = +25^{\circ}C$ f = 1 MHz See 4.3.1c	4	All		25	pF
Functional tests		See 4.3.1e	7, 8	All			

Ť

STANDARD **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-86805
	REVISION LEVEL F	SHEET 5

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit				
1631	Gymbol	-55°C < T _C < +125°C	subgroups	types	LIIII						
		$V_{SS} = 0 V;$ 4.5 V < V_{CC} < 5.5 V unless otherwise specified			Min	Max	Max				
Address to output	t _{AVQV}	$\overline{CE} = \overline{OE} = V_{IL} \underline{6}/$	9, 10, 11	01		300	ns				
delay		See figures 3 and 4 as applicable		02		250]				
				03		200					
				04		170	J				
				05		150					
				06		120					
				07		90]				
				08		70					
CE to output delay	t _{ELQV}	$\overline{OE} = V_{IL} \underline{6}/$	9, 10, 11	01		300	ns				
					:	See figures 3 and 4 as applicable		02		250	
								03		200	
				04		170					
				05		150					
				06		120					
				07		90					
				08		70					
OE to output delay	t _{OLQV}	$\overline{CE} = V_{IL} \underline{6}/$	9, 10, 11	01		120	ns				
		See figures 3 and 4 as applicable		02		100					
				03		75					
				04,05		65					
				06		50					
				07, 08		30					

			TABLE I. Electrical performance	<u>characteristics</u>				
	Test	Symbol Conditions -55°C < T _C < +125°C	Group A subgroups	Device	Limits		Unit	
			$V_{SS} = 0 V;$ 4.5 V < V _{CC} < 5.5 V unless otherwise specified	subgroups	types	Min	Max	
	\overline{CE} and \overline{OE} high to	t _{EHQZ}	See figures 3 and 4	9, 10, 11	01			ns
	output float $\frac{t_{OHQZ}}{\underline{4}}$	t _{OHQZ} as applicable <u>4/</u>		02		60		
					03			
					04,05, 06		50	
					07		20	
					08		15	
(Dutput hold from address CE or OE whichever occurred first	t _{AXQX} <u>3</u> /	See figures 3 and 4 as applicable	9, 10, 11	All	0		ns

<u>1</u>/ Connect all address inputs and \overline{OE} to V_{IH} and measure I_{LO} with the output under test connected to V_{OUT}.

- 2/ Test for all input and control pins.
- $\underline{3}$ May not be tested, but shall be guaranteed to the limits specified in table I.
- 4/ Tested initially and after any design changes that affect this parameter, and therefore shall be guaranteed to the limits specified in table I.
- 5/ All pins not being tested shall be grounded.
- 6/ Equivalent ac test conditions (actual load conditions vary by tester):

Output load = See figure 3.

Input rise and fall times < 20 ns.

Input pulse levels: 0.45 V and 2.4 V.

Timing measurement reference levels:

Inputs = 0.8 V and 2.0 V

Outputs = 0.8 V and 2.0 V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	7

c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps performed in the listed sequence.

Margin test method A. (Steps 1 through 4 may be performed at the wafer level.)

- (1) Program at +25°C with a greater than 95 percent pattern (example, diagonal "1's")(see 3.10.2 and 3.10.3).
- (2) Unbiased bake for 24 hours at +175°C.
- (3) Test at T_C = +25°C minimum (see 3.10.3), including a margin test at Vm = +6 V and loose timing (i.e., t_{AVQV} = 1 μs).
- (4) Erase.
- (5) Program at +25°C with a checkerboard pattern (see 3.10.2 and 3.10.3)
- (6) Test at $T_c = +25^{\circ}C$ (minimum), including a margin test at Vm = +6 V and loose timing (i.e., $t_{AVQV} = 1 \mu s$).
- (7) Burn-in (see 4.2A).
- (8) Test at $T_c = +25^{\circ}C$ (see 3.10.3), including a margin test at Vm = +6 V and loose timing (i.e., $t_{AVQV} = 1 \mu s$).
- (9) Test at $T_c = +125^{\circ}C$ (minimum), including a margin test at Vm = +6 V and loose timing (i.e., $t_{AVQV} = 1 \mu s$).
- (10) Test at $T_c = -55^{\circ}C$, including a margin test at Vm = +6 V and loose timing (i.e., $t_{AVQV} = 1 \mu s$).
- (11) Erase (see 3.10.1). Devices may be submitted for groups A, B, C, and D testing prior to erasure provided the devices have been 100 percent seal tested in accordance with method 5004 of MIL-STD-883.
- (12) Verify erasure at +25°C (see 3.10.3).

Margin test method B. (Steps 1 through 3 may be performed at the wafer level.)

- At +25°C program greater than 95 percent of the bit locations, including the slowest programming cell.
- (2) Bake unbiased for 72 hours at +140°C or for 48 hours at 150°C or for 8 hours at 200°C or, for unassembled devices only, 72 hours at 225°C. The maximum unbiased bake temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.
- (3) At +25°C perform a margin test using V_M = +5.8 V to loose timing (i.e., $t_{AA} = 1 \mu s$).
- (4) Perform dynamic burn-in in accordance with 4.2a.
- (5) At +25°C perform a margin test using V_{M} = +5.8 V to loose timing (i.e., t_{AA} = 1µs).
- (6) Perform electrical test in accordance with 4.2b.
- (7) Repeat steps 5 and 6 at $T_c = 125^{\circ}C$ and -55°C.
- (8) Erase per 3.10.1. Devices may be submitted to quality conformance inspection.
- (9) Verify erasure in accordance with 3.10.3.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input or output capacitance. Sample size is 15 devices, all input and output terminals tested and no failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	8

- d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups B, C, and D testing).
- e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified in 4.3.1d.
- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - c. A reprogrammability test shall be added to group C inspection prior to performing the steady-state life test (see 4.3.2b). The devices to be submitted to the steady-state life testing shall be subjected to the following tests and examinations. Each device in the sample shall be subjected to a minimum 50-program and erase cycles.
 - (1) All devices selected for testing shall be programmed with a checkerboard pattern or equivalent.
 - (2) Verify patterns (see 3.10.3).
 - (3) Erase (see 3.10.1).
 - (4) Verify pattern erasure (see 3.10.3).

4.4 <u>Erasing procedure</u>. The recommended erasure procedure for the device is exposure to short-wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for exposure should be a minimum of 15 Ws/cm². The erasure time with this dosage is approximately 25 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12000 μ W/cm²). Exposure of EPROMs to high intensity UV light for long periods may cause permanent damage.

4.5 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	9

Device types	01 thro	ugh 08	Device types	01 thro	ugh 08
Case outlines	Q	Х	Case outlines	Q	х
Terminal number	Termina	l symbol	Terminal number	Terminal	l symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	$\begin{array}{c} V_{PP} \\ \hline CE \\ I/O_{15} \\ I/O_{14} \\ I/O_{13} \\ I/O_{12} \\ I/O_{11} \\ I/O_{10} \\ I/O_{09} \\ I/O_{09} \\ I/O_{09} \\ I/O_{08} \\ V_{SS} \\ I/O_{07} \\ I/O_{06} \\ I/O_{05} \\ I/O_{05} \\ I/O_{04} \\ I/O_{03} \\ I/O_{02} \\ I/O_{01} \\ I/O_{0} \\ \hline OE \\ A_0 \\ A_1 \end{array}$	$\begin{array}{c} NC \\ V_{PP} \\ \hline CE \\ I/O_{15} \\ I/O_{14} \\ I/O_{13} \\ I/O_{12} \\ I/O_{11} \\ I/O_{10} \\ I/O_{09} \\ I/O_{08} \\ V_{SS} \\ NC \\ I/O_{07} \\ I/O_{06} \\ I/O_{05} \\ I/O_{04} \\ I/O_{03} \\ I/O_{01} \\ I/O_{00} \\ \hline OE \end{array}$	23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44	$\begin{array}{c} A_2 \\ A_3 \\ A_4 \\ A_5 \\ A_6 \\ A_7 \\ A_8 \\ V_{SS} \\ A_9 \\ A_{10} \\ A_{11} \\ A_{12} \\ A_{13} \\ A_{14} \\ A_{15} \\ NC \\ \hline \hline PGM \\ V_{CC} \\$	$\begin{array}{c} NC \\ A_0 \\ A_1 \\ A_2 \\ A_3 \\ A_4 \\ A_5 \\ A_6 \\ A_7 \\ A_8 \\ NC \\ V_{SS} \\ A_9 \\ A_{10} \\ A_{11} \\ A_{12} \\ A_{13} \\ A_{14} \\ A_{15} \\ NC \\ \hline PGM \\ V_{CC} \end{array}$

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	10

	Pin function					
Mode	CE	OE	PGM	A ₉	V _{PP}	Outputs
Read	L	L	х	x	V _{CC}	Data out
Output disable	L	н	х	x	x	High Z
Standby	н	х	х	x	x	High Z
Program	L	х	L	x	V _{PP}	Data in
Program verify	L	L	н	x	V _{PP}	Data out
Program inhibit	н	х	х	x	V _{PP}	High Z
Auto select	L	L	х	V _H	x	Code

 $\mathsf{H}=\mathsf{V}_{\mathsf{IH}}$

 $\mathsf{L}=\mathsf{V}_{\mathsf{IL}}$

 $X = V_{\mathsf{IH}} \text{ or } V_{\mathsf{IL}}$


 V_{H} = 12.0 ±0.5 V

 V_{CC} = +4.5 V dc to 5.5 V dc

 V_{PP} = See 4.5

FIGURE 2. Truth table

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86805
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	11






TABLE II.	Electrical test requirements.	<u>1/ 2/ 3/ 4/ 5</u> /

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*,8A,8B, 9, 10, 11
Group A test requirements (method 5005) <u>5</u> /	1, 2, 3, 4***, 7,8A, 8B,9 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7,8A,8B

1/ (*) indicates PDA applies to subgroups 1 and 7.

<u>2</u>/ (***) see 4.3.1c.

- 3/ Any subgroups at the same temperature may be combined when using a multifunction tester.
- <u>4</u>/ (**) indicates that subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.
- 5/ Subgroups 7, 8A, and 8B shall consist of verifying the applicable data pattern, see 4.3.1e.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-86805
		REVISION LEVEL F	SHEET 14

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 06-05-31

Approved sources of supply for SMD 5962-86805 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
Microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8680501QA	<u>3/</u> <u>3/</u> 0C7V7	AM27C1024-300/BQA AT27C1024-30DM/883 AT27C1024-30/QA
5962-8680501XA	<u>3/</u> <u>3/</u> 0C7V7	AM27C1024-300/BUA AT27C1024-30LM/883 AT27C1024-30/XA
5962-8680502QA	<u>3/</u> <u>3/</u> <u>3/</u> <u>3</u> / 0C7V7	27C1024MQB/C25 AM27C1024-250/BQA AT27C1024-25DM/883 MD27C210-25/B AT27C1024-25/QA
5962-8680502XA	<u>3/</u> <u>3/</u> <u>3/</u> 0C7V7	27C1024MEQ1B/C25 AM27C1024-250/BUA AT27C1024-25LM/883 MR27C210-25/B AT27C1024-25/XA
5962-8680503QA	<u>3/</u> <u>3</u> / <u>3</u> / 0C7V7	27C1024MQB/C20 AM27C1024-200/BQA AT27C1024-20DM/883 MD27C210-20/B AT27C1024-20/QA
5962-8680503XA	<u>3/</u> <u>3/</u> <u>3/</u> <u>3</u> / 0C7V7	27C1024MEQ1B/C20 AM27C1024-200/BUA AT27C1024-20LM/883 MR27C210-20/B AT27C1024-20/XA
5962-8680504QA	<u>3/</u> <u>3</u> / <u>3</u> / 0C7V7	AM27C1024-170/BQA AT27C1024-17DM/883 MD27C210-17/B AT27C1024-17/QA
5962-8680504XA	<u>3/</u> <u>3</u> / <u>3</u> / 0C7V7	AM27C1024-170/BUA AT27C1024-17LM/883 MR27C210-17/B AT27C1024-17/XA
5962-8680504XC	0C7V7	AT27C1024-17/XC

See footnotes at end of table.

Standard	Vendor	Vendor
Microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8680505QA	<u>3</u> / <u>3</u> / <u>3</u> / <u>3</u> / 0C7V7	27C1024MQB/C15 AM27C1024-150/BQA AT27C1024-15DM/883 MD27C210-15/B AT27C1024-15/QA
5962-8680505XA	<u>3</u> / <u>3</u> / <u>3</u> / <u>3</u> / 0C7V7	27C1024MEQ1B/C15 AM27C1024-150/BUA AT27C1024-15LM/883 MR27C210-15/B AT27C1024-15/XA
5962-8680506QA	<u>3/</u> <u>3/</u> <u>3</u> / 0C7V7	27C1024MQB/C12 AM27C1024-120/BQA AT27C1024-12DM/883 AT27C1024-12/QA
5962-8680506XA	<u>3/</u> <u>3/</u> 3/ 0C7V7	27C1024MEQ1B/C12 AM27C1024-120/BUA AT27C1024-12LM/883 AT27C1024-12/XA
5962-8680507QA	<u>3</u> / <u>3</u> / 0C7V7	27C1024MQB/C90 AT27HC1024-90DM/883 AT27C1024-90/QA
5962-8680507XA	<u>3/</u> <u>3/</u> 0C7V7	27C1024MEQ1B/C90 AT27HC1024-90LM/883 AT27C1024-90/XA
5962-8680508QA	<u>3/</u> 0C7V7	AT27HC1024-70DM/883 AT27HC1024-70/QA
5962-8680508XA	<u>3/</u> 0C7V7	AT27HC1024-70LM/883 AT27HC1024-70/XA

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source.

Vendor CAGE number Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

Page 2 of 2