

### GENERAL DESCRIPTION




The ICS85211I-03 is a low skew, high performance 1-to-2 Differential-to-LVHSTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The CLK, nCLK pair can accept most standard differential input levels. The ICS85211I-03 is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS85211I-03 ideal for those clock distribution applications demanding well defined performance and repeatability. For optimal performance, terminate all outputs.


### FEATURES

- 2 differential LVHSTL compatible outputs
- 1 differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Translates any single-ended input signal to LVHSTL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1ns (maximum)
- Output duty cycle: 49% - 51% up to 266.6MHz
- $V_{OH} = 1V$  (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages.

### BLOCK DIAGRAM



### PIN ASSIGNMENT



**ICS85211I-03**  
**8-Lead SOIC**  
 3.90mm x 4.90mm x 1.37mm package body  
**M Package**  
 Top View



# ICS85211I-03

## LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER

**TABLE 1. PIN DESCRIPTIONS**

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVHSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVHSTL interface levels.
5	GND	Power		Power supply ground.
6	nCLK	Input	$V_{DD}/2$	Inverting differential clock input. $V_{DD}/2$ default when left floating.
7	CLK	Input	Pulldown	Non-inverting differential clock input.
8	$V_{DD}$	Power		Positive supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$C_{IN}$	Input Capacitance				4	pF
$R_{PULLUP}$	Input Pullup Resistor			51		K $\Omega$
$R_{PULLDOWN}$	Input Pulldown Resistor			51		K $\Omega$

**TABLE 3. CLOCK INPUT FUNCTION TABLE**

Inputs		Outputs		Input to Output Mode	Polarity
CLK	nCLK	Q0, Q1	nQ0, nQ1		
0	0	LOW	HIGH	Differential to Differential	Non Inverting
1	1	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{DD}$	4.6V
Inputs, $V_{DD}$	-0.5V to $V_{DD} + 0.5V$
Outputs, $V_{DD}$	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, $\theta_{JA}$	112.7°C/W (0 lfpmm)
Storage Temperature, $T_{STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
$I_{DD}$	Power Supply Current				50	mA

**TABLE 4B. DIFFERENTIAL DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$I_{IH}$	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$		150	$\mu A$
		CLK	$V_{DD} = V_{IN} = 3.465V$		150	$\mu A$
$I_{IL}$	Input Low Current	nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		$\mu A$
		CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5		$\mu A$
$V_{PP}$	Peak-to-Peak Input Voltage		0.15		1.3	V
$V_{CMR}$	Common Mode Input Voltage; NOTE 1, 2		0.5		$V_{DD} - 0.85$	V

NOTE 1: For single ended applications the maximum input voltage for CLK and nCLK is  $V_{DD} + 0.3V$ .

NOTE 2: Common mode voltage is defined as  $V_{IH}$ .

**TABLE 4C. LVHSTL DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{OH}$	Output High Voltage; NOTE 1		0.7		1.0	V
$V_{OL}$	Output Low Voltage; NOTE 1		0		0.4	V
$V_{SWING}$	Peak-to-Peak Output Voltage Swing		0.3	0.65	1.0	V

NOTE 1: All outputs must be terminated with 50 $\Omega$  to ground.



# ICS85211I-03

## LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER

TABLE 5. AC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  TO  $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Output Frequency				700	MHz
$t_{PD}$	Propagation Delay; NOTE 1	$f \leq 600MHz$	0.7		1	ns
$t_{sk(o)}$	Output Skew; NOTE 2, 4				30	ps
$t_{sk(pp)}$	Part-to-Part Skew; NOTE 3, 4				250	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	185		450	ps
odc	Output Duty Cycle		47		53	%
		$f \leq 266.6MHz$	49		51	%

All parameters measured at 600MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


## PARAMETER MEASUREMENT INFORMATION




**3.3V OUTPUT LOAD AC TEST CIRCUIT**




**DIFFERENTIAL INPUT LEVEL**




**OUTPUT SKEW**




**PART-TO-PART SKEW**



**OUTPUT RISE/FALL TIME**



**PROPAGATION DELAY**



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$


**odc &  $t_{PERIOD}$**

## APPLICATION INFORMATION

### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio


of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ ,  $V_{REF}$  should be 1.25V and  $R2/R1 = 0.609$ .



### SCHEMATIC EXAMPLE

Figure 2 shows a schematic example of ICS85211I-03. In this example, the input is driven by an ICS HiPerClockS LVHSTL driver. The decoupling capacitors should be physically located


near the power pin. For ICS85211I-03, the unused outputs need to be terminated.




#### CLOCK INPUT INTERFACE

The CLK /nCLK accepts differential input signals of both  $V_{SWING}$  and  $V_{OH}$  to meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3 to 6 show interface examples for the ICS85211I-03 clock input driven by most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the


driver components to confirm the driver termination requirement. For example in Figure 3, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




**FIGURE 3. ICS85211I-03 CLK/nCLK INPUT DRIVEN BY HiPerClockS LVHSTL DRIVER**



**FIGURE 4. ICS85211I-03 CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 1)**



**FIGURE 5. ICS85211I-03 CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 2)**



**FIGURE 6. ICS85211I-03 CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE**

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS852111-03. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS852111-03 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX} * I_{DD\_MAX} = 3.465V * 50mA = 173.3mW$
- Power (outputs)<sub>MAX</sub> = **73.82mW/Loaded Output pair**  
 If all outputs are loaded, the total power is  $2 * 73.82mW = 147.6mW$

**Total Power**<sub>MAX</sub> (3.465V, with all outputs switching) =  $173.3mW + 147.6mW = 320.9mW$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below. Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$85^\circ C + 0.321W * 103.3^\circ C/W = 118.2^\circ C$ . This is well below the limit of 125°C.

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

**TABLE 6. THERMAL RESISTANCE  $\theta_{JA}$  FOR 8-PIN SOIC, FORCED CONVECTION**

<b><math>\theta_{JA}</math> by Velocity (Linear Feet per Minute)</b>			
	<b>0</b>	<b>200</b>	<b>500</b>
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W


**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in *Figure 7*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd<sub>H</sub> is power dissipation when the output drives high.

Pd<sub>L</sub> is the power dissipation when the output drives low.

$$Pd_H = (V_{OH\_MAX} / R_L) * (V_{DD\_MAX} - V_{OH\_MAX})$$

$$Pd_L = (V_{OL\_MAX} / R_L) * (V_{DD\_MAX} - V_{OL\_MAX})$$

$$Pd_H = (1.0V / 50\Omega) * (3.465V - 1.0V) = 49.3mW$$

$$Pd_L = (0.4V / 50\Omega) * (3.465V - 0.4V) = 24.52mW$$

Total Power Dissipation per output pair = Pd<sub>H</sub> + Pd<sub>L</sub> = **73.82mW**



## RELIABILITY INFORMATION

TABLE 7.  $\theta_{JA}$  VS. AIR FLOW TABLE

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for ICS85211I-03 is: 411

PACKAGE OUTLINE - M SUFFIX




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	MINIMUM	MAXIMUM
N	8	
A	1.35	1.75
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BASIC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
$\alpha$	0°	8°

Reference Document: JEDEC Publication 95, MS-012



# ICS85211I-03

LOW SKEW, 1-TO-2  
DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85211AMI-03	5211AI03	8 lead SOIC	Tube	-40°C to 85°C
ICS85211AMI-03T	5211AI03	8 lead SOIC	2500 Tape & Reel	-40°C to 85°C
ICS85211AMI-03LF	211AI03L	Lead-Free, 8 lead SOIC	Tube	-40°C to 85°C
ICS85211AMI-03LFT	211AI03L	Lead-Free, 8 lead SOIC	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



# ICS85211I-03

LOW SKEW, 1-TO-2

DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER

## REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
B	T4A	3	Power Supply table, changed maximum $I_{DD}$ spec to 50mA from 40mA.	
B		8	Power Considerations, changed $I_{DD\_MAX}$ to 50mA from 40mA and recalculated equations.	4/8/03
B	T9	12	Ordering Information Table - Added Lead Free part numbers and marking	11/14/07