

Complete 12-Bit 1.5/3.0/10.0 MSPS **Monolithic A/D Converters**

AD9221/AD9223/AD9220

FEATURES

Monolithic 12-Bit A/D Converter Product Family Family Members Are: AD9221, AD9223, and AD9220 Flexible Sampling Rates: 1.5 MSPS, 3.0 MSPS, and

10.0 MSPS

Low Power Dissipation: 59 mW, 100 mW, and 250 mW

Single 5 V Supply

Integral Nonlinearity Error: 0.5 LSB **Differential Nonlinearity Error: 0.3 LSB** Input Referred Noise: 0.09 LSB

Complete On-Chip Sample-and-Hold Amplifier and

Voltage Reference

Signal-to-Noise and Distortion Ratio: 70 dB

Spurious-Free Dynamic Range: 86 dB

Out-of-Range Indicator Straight Binary Output Data 28-Lead SOIC and 28-Lead SSOP

GENERAL DESCRIPTION

The AD9221, AD9223, and AD9220 are a generation of high performance, single supply 12-bit analog-to-digital converters. Each device exhibits true 12-bit linearity and temperature drift performance¹ as well as 11.5-bit or better ac performance.² The AD9221/AD9223/AD9220 share the same interface options, package, and pinout. Thus, the product family provides an upward or downward component selection path based on performance, sample rate and power. The devices differ with respect to their specified sampling rate, and power consumption, which is reflected in their dynamic performance over frequency.

The AD9221/AD9223/AD9220 combine a low cost, high speed CMOS process and a novel architecture to achieve the resolution and speed of existing hybrid and monolithic implementations at a fraction of the power consumption and cost. Each device is a complete, monolithic ADC with an on-chip, high performance, low noise sample-and-hold amplifier and programmable voltage reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. The devices use a multistage differential pipelined architecture with digital output error correction logic to provide 12-bit accuracy at the specified data rates and to guarantee no missing codes over the full operating temperature range.

The input of the AD9221/AD9223/AD9220 is highly flexible, allowing for easy interfacing to imaging, communications, medical, and data-acquisition systems. A truly differential input structure allows for both single-ended and differential input interfaces of varying input spans. The sample-and-hold

NOTES


¹Excluding internal voltage reference.

²Depends on the analog input configuration.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

FUNCTIONAL BLOCK DIAGRAM



amplifier (SHA) is equally suited for both multiplexed systems that switch full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate. Also, the AD9221/AD9223/AD9220 is well suited for communication systems employing Direct-IF down conversion since the SHA in the differential input mode can achieve excellent dynamic performance far beyond its specified Nyquist frequency.²

A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output format. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

PRODUCT HIGHLIGHTS

The AD9221/AD9223/AD9220 family offers a complete singlechip sampling 12-bit, analog-to-digital conversion function in pin compatible 28-lead SOIC and SSOP packages.

Flexible Sampling Rates—The AD9221, AD9223, and AD9220 offer sampling rates of 1.5 MSPS, 3.0 MSPS, and 10.0 MSPS, respectively.

Low Power and Single Supply—The AD9221, AD9223, and AD9220 consume only 59 mW, 100 mW, and 250 mW, respectively, on a single 5 V power supply.

Excellent DC Performance Over Temperature—The AD9221/ AD9223/AD9220 provide 12-bit linearity and temperature drift

Excellent AC Performance and Low Noise—The AD9221/ AD9223/AD9220 provide better than 11.3 ENOB performance and have an input referred noise of 0.09 LSB rms.²

Flexible Analog Input Range—The versatile on-board sampleand-hold (SHA) can be configured for either single-ended or differential inputs of varying input spans.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com

Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

AD9221/AD9223/AD9220-SPECIFICATIONS

DC SPECIFICATIONS (AVDD = 5 V, DVDD = 5 V, $f_{SAMPLE} = Max$ Conversion Rate, $V_{REF} = 2.5$ V, VINB = 2.5 V, T_{MIN} to T_{MAX} , unless otherwise noted.)

Parameter	AD9221	AD9223	AD9220	Unit
RESOLUTION	12	12	12	Bits min
MAX CONVERSION RATE	1.5	3	10	MHz min
INPUT REFERRED NOISE (TYP) $V_{REF} = 1 V$ $V_{REF} = 2.5 V$	0.23	0.23	0.23	LSB rms typ
	0.09	0.09	0.09	LSB rms typ
ACCURACY				
Integral Nonlinearity (INL) Differential Nonlinearity (DNL)	±0.4	±0.5	±0.5	LSB typ
	±1.25	±1.25	±1.25	LSB max
	±0.3	±0.3	±0.3	LSB typ
INL ¹ DNL ¹ No Missing Codes Zero Error (@ 25°C)	±0.75 ±0.6 ±0.3 12 ±0.3	±0.75 ±0.6 ±0.3 12 ±0.3	±0.75 ±0.7 ±0.35 12 ±0.3	LSB max LSB typ LSB typ Bits Guaranteed % FSR max
Gain Error (@ 25°C) ²	±1.5	±1.5	±1.5	% FSR max
Gain Error (@ 25°C) ³	±0.75	±0.75	±0.75	% FSR max
TEMPERATURE DRIFT Zero Error Gain Error ² Gain Error ³	±2	±2	±2	ppm/°C typ
	±26	±26	±26	ppm/°C typ
	±0.4	±0.4	±0.4	ppm/°C typ
POWER SUPPLY REJECTION AVDD, DVDD (+5 V ± 0.25 V)	±0.06	±0.06	±0.06	% FSR max
ANALOG INPUT	2	2	2	V p-p min V p-p max V min V max
Input Span (with $V_{REF} = 1.0 \text{ V}$)	5	5	5	
Input Span (with $V_{REF} = 2.5 \text{ V}$)	0	0	0	
Input (VINA or VINB) Range	AVDD	AVDD	AVDD	
Input Capacitance	16	16	16	pF typ
INTERNAL VOLTAGE REFERENCE Output Voltage (1 V Mode) Output Voltage Tolerance (1 V Mode) Output Voltage (2.5 V Mode) Output Voltage Tolerance (2.5 V Mode) Load Regulation ⁴	1	1	1	V typ
	±14	±14	±14	mV max
	2.5	2.5	2.5	V typ
	±35	±35	±35	mV max
	2.0	2.0	2.0	mV max
REFERENCE INPUT RESISTANCE	5	5	5	$k\Omega$ typ
POWER SUPPLIES Supply Voltages AVDD DVDD Supply Current IAVDD	5	5	5	V (±5% AVDD Operating)
	2.7 to 5.25	2.7 to 5.25	2.7 to 5.25	V
	14.0	26	58	mA max
IDVDD	11.8	20	51	mA typ
	0.5	0.5	4.0	mA max
	0.02	0.02	<1.0	mA typ
POWER CONSUMPTION	59.0	100	254	mW typ
	70.0	130	310	mW max

NOTES ${}^{1}V_{REF} = 1 \text{ V}.$

²Including internal reference.

³Excluding internal reference.

⁴Load regulation with 1 mA load current (in addition to that required by the AD9221/AD9223/AD9220).

Specification subject to change without notice.

AD9221/AD9223/AD9220

Parameter	AD9221	AD9223	AD9220	Unit
MAX CONVERSION RATE	1.5	3.0	10.0	MHz min
DYNAMIC PERFORMANCE				
Input Test Frequency 1 (VINA = -0.5 dBFS)	100	500	1000	kHz
Signal-to-Noise and Distortion (SINAD)	70.0	70.0	70	dB typ
	69.0	68.5	68.5	dB min
Effective Number of Bits (ENOBs)	11.3	11.3	11.3	dB typ
	11.2	11.1	11.1	dB min
Signal-to-Noise Ratio (SNR)	70.2	70.0	70.2	dB typ
	69.0	68.5	69.0	dB min
Total Harmonic Distortion (THD)	-83.4	-83.4	-83.7	dB typ
	-77.5	-76.0	-76.0	dB max
Spurious Free Dynamic Range (SFDR)	86.0	87.5	88.0	dB typ
	79.0	77.5	77.5	dB max
Input Test Frequency 2 (VINA = -0.5 dBFS)	0.50	1.50	5.0	MHz
Signal-to-Noise and Distortion (SINAD)	69.9	69.4	67.0	dB typ
	69.0	68.0	65.0	dB min
Effective Number of Bits (ENOBs)	11.3	11.2	10.8	dB typ
	11.2	11.1	10.5	dB min
Signal-to-Noise Ratio (SNR)	70.1	69.7	68.8	dB typ
	69.0	68.5	67.5	dB min
Total Harmonic Distortion (THD)	-83.4	-82.9	-72.0	dB typ
	-77.5	-75.0	-68.0	dB max
Spurious Free Dynamic Range (SFDR)	86.0	85.7	75.0	dB typ
	79.0	76.0	69.0	dB max
Full Power Bandwidth	25	40	60	MHz typ
Small Signal Bandwidth	25	40	60	MHz typ
Aperture Delay	1	1	1	ns typ
Aperture Jitter	4	4	4	ps rms typ
Acquisition to Full-Scale Step	125	43	30	ns typ

Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (AVDD = 5 V, DVDD = 5 V, T_{MIN} to T_{MAX} , unless otherwise noted.)

Parameter	Symbol		Unit
CLOCK INPUT			
High Level Input Voltage	V_{IH}	3.5	V min
Low Level Input Voltage	$V_{\rm IL}$	1.0	V max
High Level Input Current ($V_{IN} = DVDD$)	I_{IH}	±10	μA max
Low Level Input Current $(V_{IN} = 0 \text{ V})$	I_{IL}	±10	μA max
Input Capacitance	C_{IN}	5	pF typ
LOGIC OUTPUTS			
DVDD = 5 V			
High Level Output Voltage ($I_{OH} = 50 \mu A$)	V_{OH}	4.5	V min
High Level Output Voltage ($I_{OH} = 0.5 \text{ mA}$)	V_{OH}	2.4	V min
Low Level Output Voltage ($I_{OL} = 1.6 \text{ mA}$)	V_{OL}	0.4	V max
Low Level Output Voltage ($I_{OL} = 50 \mu A$)	V_{OL}	0.1	V max
DVDD = 3 V			
High Level Output Voltage ($I_{OH} = 50 \mu A$)	V_{OH}	2.95	V min
High Level Output Voltage ($I_{OH} = 0.5 \text{ mA}$)	V_{OH}	2.80	V min
Low Level Output Voltage ($I_{OL} = 1.6 \text{ mA}$)	V_{OL}	0.4	V max
Low Level Output Voltage ($I_{OL} = 50 \mu A$)	V_{OL}	0.05	V max
Output Capacitance	C _{OUT}	5	pF typ

Specifications subject to change without notice.

REV. E –3–

AD9221/AD9223/AD9220

SWITCHING SPECIFICATIONS $(T_{MIN} \text{ to } T_{MAX} \text{ with AVDD} = 5 \text{ V}, \text{ DVDD} = 5 \text{ V}, \text{ } C_L = 20 \text{ pF})$

Parameter	Symbol	AD9221	AD9223	AD9220	Unit
Clock Period* CLOCK Pulsewidth High CLOCK Pulsewidth Low Output Delay	t _C t _{CH} t _{CL} t _{OD}	667 300 300 8 13	333 150 150 8 13	100 45 45 8 13	ns min ns min ns min ns min ns min ns typ ns max
Pipeline Delay (Latency)		3	3	3	Clock Cycles

^{*}The clock period may be extended to 1 ms without degradation in specified performance @ 25 °C. Specifications subject to change without notice.




Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS*

	With Respect			
Parameter	to	Min	Max	Unit
AVDD	AVSS	-0.3	+6.5	V
DVDD	DVSS	-0.3	+6.5	V
AVSS	DVSS	-0.3	+0.3	V
AVDD	DVDD	-6.5	+6.5	V
REFCOM	AVSS	-0.3	+0.3	V
CLK	AVSS	-0.3	AVDD + 0.3	V
Digital Outputs	DVSS	-0.3	DVDD + 0.3	V
VINA, VINB	AVSS	-0.3	AVDD + 0.3	V
VREF	AVSS	-0.3	AVDD + 0.3	V
SENSE	AVSS	-0.3	AVDD + 0.3	V
CAPB, CAPT	AVSS	-0.3	AVDD + 0.3	V
Junction Temperature			150	°C
Storage Temperature		-65	+150	°C
Lead Temperature				
(10 sec)			300	°C

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

THERMAL CHARACTERISTICS

Thermal Resistance 28-Lead SOIC $\theta_{JA} = 71.4^{\circ}\text{C/W}$ $\theta_{JC} = 23^{\circ}\text{C/W}$ 28-Lead SSOP $\theta_{JA} = 63.3^{\circ}\text{C/W}$ $\theta_{JC} = 23^{\circ}\text{C/W}$

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9221AR	−40°C to +85°C	28-Lead SOIC	R-28
AD9223AR	−40°C to +85°C	28-Lead SOIC	R-28
AD9220AR	−40°C to +85°C	28-Lead SOIC	R-28
AD9221ARS	−40°C to +85°C	28-Lead SSOP	RS-28
AD9223ARS	−40°C to +85°C	28-Lead SSOP	RS-28
AD9220ARS	−40°C to +85°C	28-Lead SSOP	RS-28
AD9221-EB		Evaluation Board	
AD9223-EB		Evaluation Board	
AD9220-EB		Evaluation Board	

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9221/AD9223/AD9220 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

