## FEATURES

Monolithic 12-Bit A/D Converter Product Family<br>Family Members Are: AD9221, AD9223, and AD9220<br>Flexible Sampling Rates: 1.5 MSPS, 3.0 MSPS, and 10.0 MSPS<br>Low Power Dissipation: $59 \mathrm{~mW}, 100 \mathrm{~mW}$, and $\mathbf{2 5 0} \mathbf{~ m W}$<br>Single 5 V Supply<br>Integral Nonlinearity Error: 0.5 LSB<br>Differential Nonlinearity Error: 0.3 LSB<br>Input Referred Noise: 0.09 LSB<br>Complete On-Chip Sample-and-Hold Amplifier and Voltage Reference<br>Signal-to-Noise and Distortion Ratio: 70 dB<br>Spurious-Free Dynamic Range: 86 dB<br>Out-of-Range Indicator<br>Straight Binary Output Data<br>28-Lead SOIC and 28-Lead SSOP

## GENERAL DESCRIPTION

The AD9221, AD9223, and AD9220 are a generation of high performance, single supply 12-bit analog-to-digital converters. Each device exhibits true 12-bit linearity and temperature drift performance ${ }^{1}$ as well as 11.5 -bit or better ac performance. ${ }^{2}$ The AD9221/AD9223/AD9220 share the same interface options, package, and pinout. Thus, the product family provides an upward or downward component selection path based on performance, sample rate and power. The devices differ with respect to their specified sampling rate, and power consumption, which is reflected in their dynamic performance over frequency.

The AD9221/AD9223/AD9220 combine a low cost, high speed CMOS process and a novel architecture to achieve the resolution and speed of existing hybrid and monolithic implementations at a fraction of the power consumption and cost. Each device is a complete, monolithic ADC with an on-chip, high performance, low noise sample-and-hold amplifier and programmable voltage reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. The devices use a multistage differential pipelined architecture with digital output error correction logic to provide 12-bit accuracy at the specified data rates and to guarantee no missing codes over the full operating temperature range.

The input of the AD9221/AD9223/AD9220 is highly flexible, allowing for easy interfacing to imaging, communications, medical, and data-acquisition systems. A truly differential input structure allows for both single-ended and differential input interfaces of varying input spans. The sample-and-hold

## NOTES

${ }^{1}$ Excluding internal voltage reference.
${ }^{2}$ Depends on the analog input configuration.

## REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## FUNCTIONAL BLOCK DIAGRAM


amplifier (SHA) is equally suited for both multiplexed systems that switch full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate. Also, the AD9221/AD9223/AD9220 is well suited for communication systems employing DirectIF down conversion since the SHA in the differential input mode can achieve excellent dynamic performance far beyond its specified Nyquist frequency. ${ }^{2}$
A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output format. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

## PRODUCT HIGHLIGHTS

The AD9221/AD9223/AD9220 family offers a complete singlechip sampling 12-bit, analog-to-digital conversion function in pin compatible 28-lead SOIC and SSOP packages.

Flexible Sampling Rates-The AD9221, AD9223, and AD9220 offer sampling rates of 1.5 MSPS, 3.0 MSPS, and 10.0 MSPS, respectively.
Low Power and Single Supply-The AD9221, AD9223, and AD9220 consume only $59 \mathrm{~mW}, 100 \mathrm{~mW}$, and 250 mW , respectively, on a single 5 V power supply.
Excellent DC Performance Over Temperature-The AD9221/ AD9223/AD9220 provide 12-bit linearity and temperature drift performance. ${ }^{1}$
Excellent AC Performance and Low Noise-The AD9221/ AD9223/AD9220 provide better than 11.3 ENOB performance and have an input referred noise of 0.09 LSB rms. ${ }^{2}$
Flexible Analog Input Range-The versatile on-board sample-and-hold (SHA) can be configured for either single-ended or differential inputs of varying input spans.

## AD9221/AD9223/AD9220-SPECIFICATIONS

DC SPECIFICATIONS
(AVDD $=5 \mathrm{~V}, \mathrm{DVDD}=5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=$ Max Conversion Rate, $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{VINB}=2.5 \mathrm{~V}, \mathrm{~T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| Parameter | AD9221 | AD9223 | AD9220 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION | 12 | 12 | 12 | Bits min |
| MAX CONVERSION RATE | 1.5 | 3 | 10 | MHz min |
| $\begin{aligned} & \text { INPUT REFERRED NOISE (TYP) } \\ & \mathrm{V}_{\text {REF }}=1 \mathrm{~V} \\ & \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.23 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 0.23 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 0.23 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & \text { LSB rms typ } \\ & \text { LSB rms typ } \end{aligned}$ |
| ACCURACY <br> Integral Nonlinearity (INL) <br> Differential Nonlinearity (DNL) <br> $\mathrm{INL}^{1}$ <br> DNL ${ }^{1}$ <br> No Missing Codes <br> Zero Error (@ $25^{\circ} \mathrm{C}$ ) <br> Gain Error (@ $\left.25^{\circ} \mathrm{C}\right)^{2}$ <br> Gain Error (@ $\left.25^{\circ} \mathrm{C}\right)^{3}$ | $\begin{aligned} & \pm 0.4 \\ & \pm 1.25 \\ & \pm 0.3 \\ & \pm 0.75 \\ & \pm 0.6 \\ & \pm 0.3 \\ & 12 \\ & \pm 0.3 \\ & \pm 1.5 \\ & \pm 0.75 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1.25 \\ & \pm 0.3 \\ & \pm 0.75 \\ & \pm 0.6 \\ & \pm 0.3 \\ & 12 \\ & \pm 0.3 \\ & \pm 1.5 \\ & \pm 0.75 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1.25 \\ & \pm 0.3 \\ & \pm 0.75 \\ & \pm 0.7 \\ & \pm 0.35 \\ & 12 \\ & \pm 0.3 \\ & \pm 1.5 \\ & \pm 0.75 \end{aligned}$ | LSB typ <br> LSB max <br> LSB typ <br> LSB max <br> LSB typ <br> LSB typ <br> Bits Guaranteed <br> \% FSR max <br> \% FSR max <br> \% FSR max |
| TEMPERATURE DRIFT <br> Zero Error Gain Error ${ }^{2}$ Gain Error ${ }^{3}$ | $\begin{aligned} & \pm 2 \\ & \pm 26 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 2 \\ & \pm 26 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 2 \\ & \pm 26 \\ & \pm 0.4 \end{aligned}$ | ppm $/{ }^{\circ} \mathrm{C}$ typ <br> ppm $/{ }^{\circ} \mathrm{C}$ typ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ |
| POWER SUPPLY REJECTION <br> AVDD, DVDD ( $+5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ ) | $\pm 0.06$ | $\pm 0.06$ | $\pm 0.06$ | \% FSR max |
| ANALOG INPUT <br> Input Span (with $\mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}$ ) Input Span (with $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ ) Input (VINA or VINB) Range Input Capacitance | $\begin{aligned} & 2 \\ & 5 \\ & 0 \\ & \text { AVDD } \\ & 16 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \\ & 0 \\ & \text { AVDD } \\ & 16 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \\ & 0 \\ & \text { AVDD } \\ & 16 \end{aligned}$ | V p-p min <br> V p-p max <br> V min <br> V max <br> pF typ |
| INTERNAL VOLTAGE REFERENCE <br> Output Voltage (1 V Mode) <br> Output Voltage Tolerance (1 V Mode) <br> Output Voltage ( 2.5 V Mode) <br> Output Voltage Tolerance (2.5 V Mode) Load Regulation ${ }^{4}$ | $\begin{aligned} & 1 \\ & \pm 14 \\ & 2.5 \\ & \pm 35 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1 \\ & \pm 14 \\ & 2.5 \\ & \pm 35 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1 \\ & \pm 14 \\ & 2.5 \\ & \pm 35 \\ & 2.0 \end{aligned}$ | V typ <br> mV max <br> V typ <br> mV max <br> mV max |
| REFERENCE INPUT RESISTANCE | 5 | 5 | 5 | $\mathrm{k} \Omega$ typ |
| POWER SUPPLIES <br> Supply Voltages <br> AVDD <br> DVDD <br> Supply Current IAVDD <br> IDVDD | $\begin{aligned} & 5 \\ & 2.7 \text { to } 5.25 \\ & \\ & 14.0 \\ & 11.8 \\ & 0.5 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 5 \\ & 2.7 \text { to } 5.25 \\ & 26 \\ & 20 \\ & 0.5 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 5 \\ & 2.7 \text { to } 5.25 \\ & 58 \\ & 51 \\ & 4.0 \\ & <1.0 \end{aligned}$ | ```V ( \(\pm 5 \%\) AVDD Operating \()\) V mA max mA typ mA max mA typ``` |
| POWER CONSUMPTION | $\begin{aligned} & 59.0 \\ & 70.0 \end{aligned}$ | $\begin{aligned} & 100 \\ & 130 \end{aligned}$ | $\begin{aligned} & 254 \\ & 310 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \text { typ } \\ & \mathrm{mW} \max \end{aligned}$ |

[^0]AC SPECIFICATIONS $\quad \begin{gathered}(A V D D ~\end{gathered}=5 \mathrm{~V}, \mathrm{DVDD}=5 \mathrm{~V}, \mathrm{f}_{\text {sample }}=$ Max Conversion Rate, $\mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}, \mathrm{VINB}=2.5 \mathrm{~V}, \mathrm{DC}$ Coupled/SingleEnded Input $\mathrm{T}_{\text {MI }}$ to $\mathrm{T}_{\text {MAx }}$, unless otherwise noted.)

| Parameter | AD9221 | AD9223 | AD9220 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| MAX CONVERSION RATE | 1.5 | 3.0 | 10.0 | MHz min |
| DYNAMIC PERFORMANCE |  |  |  |  |
| Input Test Frequency 1 (VINA $=-0.5 \mathrm{dBFS}$ ) | 100 | 500 | 1000 | kHz |
| Signal-to-Noise and Distortion (SINAD) | 70.0 | 70.0 | 70 | dB typ |
|  | 69.0 | 68.5 | 68.5 | dB min |
| Effective Number of Bits (ENOBs) | 11.3 | 11.3 | 11.3 | dB typ |
|  | 11.2 | 11.1 | 11.1 | dB min |
| Signal-to-Noise Ratio (SNR) | 70.2 | 70.0 | 70.2 | dB typ |
|  | 69.0 | 68.5 | 69.0 | dB min |
| Total Harmonic Distortion (THD) | -83.4 | -83.4 | -83.7 | dB typ |
|  | -77.5 | -76.0 | -76.0 | dB max |
| Spurious Free Dynamic Range (SFDR) | 86.0 | 87.5 | 88.0 | dB typ |
|  | 79.0 | 77.5 | 77.5 | dB max |
| Input Test Frequency 2 (VINA $=-0.5 \mathrm{dBFS}$ ) | 0.50 | 1.50 | 5.0 | MHz |
| Signal-to-Noise and Distortion (SINAD) | 69.9 | 69.4 | 67.0 | dB typ |
|  | 69.0 | 68.0 | 65.0 | dB min |
| Effective Number of Bits (ENOBs) | 11.3 | 11.2 | 10.8 | dB typ |
|  | 11.2 | 11.1 | 10.5 | dB min |
| Signal-to-Noise Ratio (SNR) | 70.1 | 69.7 | 68.8 | dB typ |
|  | 69.0 | 68.5 | 67.5 | dB min |
| Total Harmonic Distortion (THD) | -83.4 | -82.9 | -72.0 | dB typ |
|  | -77.5 | -75.0 | -68.0 | dB max |
| Spurious Free Dynamic Range (SFDR) | 86.0 | 85.7 | 75.0 | dB typ |
|  | 79.0 | 76.0 | 69.0 | dB max |
| Full Power Bandwidth | 25 | 40 | 60 | MHz typ |
| Small Signal Bandwidth | 25 | 40 | 60 | MHz typ |
| Aperture Delay | 1 | 1 | 1 | ns typ |
| Aperture Jitter | 4 | 4 | 4 | ps rms typ |
| Acquisition to Full-Scale Step | 125 | 43 | 30 | ns typ |

Specifications subject to change without notice.

## DIGITAL SPECIFICATIONS (Avod $=5 v$, ovod $=5 v, T_{\text {Tum }}$ to $T_{\text {uxx }}$ unless otherwise noted.)

| Parameter | Symbol |  | Unit |
| :--- | :--- | :--- | :--- |
| CLOCK INPUT |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 3.5 | V min |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | 1.0 | V max |
| High Level Input Current $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{DVDD}\right)$ | $\mathrm{I}_{\mathrm{IH}}$ | $\pm 10$ | $\mu \mathrm{Amax}$ |
| Low Level Input Current $\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{IL}}$ | $\pm 10$ | $\mu \mathrm{~A} \mathrm{max}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | 5 | pF typ |
| LOGIC OUTPUTS |  |  |  |
| DVDD =5 V | $\mathrm{V}_{\mathrm{OH}}$ |  |  |
| High Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 4.5 | V min |
| High Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 2.4 | V min |
| Low Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 0.4 | V max |
| Low Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}\right)$ |  | 0.1 | V max |
| DVDD =3 V | $\mathrm{V}_{\mathrm{OH}}$ |  | V min |
| High Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.95 | V min |
| High Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 2.80 | V max |
| Low Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 0.4 | V max |
| Low Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}\right)$ | $\mathrm{C}_{\mathrm{OUT}}$ | 0.05 | pF typ |
| Output Capacitance |  | 5 |  |

[^1]SWITCHING SPECIFICATIONS ( $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {Max }}$ with AVDD $=5 \mathrm{~V}$, DVDD $=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ )

| Parameter | Symbol | AD9221 | AD9223 | AD9220 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Period* | $\mathrm{t}_{\mathrm{C}}$ | 667 | 333 | 100 | ns min |
| CLOCK Pulsewidth High | $\mathrm{t}_{\mathrm{CH}}$ | 300 | 150 | 45 | ns min |
| CLOCK Pulsewidth Low | $\mathrm{t}_{\mathrm{CL}}$ | 300 | 150 | 45 | ns min |
| Output Delay | $\mathrm{t}_{\text {OD }}$ | 8 | 8 | 8 | ns min |
|  |  | 13 | 13 | 13 | ns typ |
|  |  | 19 | 19 | 19 | ns max |
| Pipeline Delay (Latency) |  | 3 | 3 | 3 | Clock Cycles |

*The clock period may be extended to 1 ms without degradation in specified performance @ $25^{\circ} \mathrm{C}$.
Specifications subject to change without notice.


Figure 1. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS*

| Parameter | With <br> Respect <br> to | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| AVDD | AVSS | -0.3 | +6.5 | V |
| DVDD | DVSS | -0.3 | +6.5 | V |
| AVSS | DVSS | -0.3 | +0.3 | V |
| AVDD | DVDD | -6.5 | +6.5 | V |
| REFCOM | AVSS | -0.3 | +0.3 | V |
| CLK | AVSS | -0.3 | AVDD + 0.3 | V |
| Digital Outputs | DVSS | -0.3 | DVDD + 0.3 | V |
| VINA, VINB | AVSS | -0.3 | AVDD +0.3 | V |
| VREF | AVSS | -0.3 | AVDD + 0.3 | V |
| SENSE | AVSS | -0.3 | AVDD + 0.3 | V |
| CAPB, CAPT | AVSS | -0.3 | AVDD + 0.3 | V |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  |  |  |  |
| Lead Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| (10 sec) |  | 300 | ${ }^{\circ} \mathrm{C}$ |  |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

## THERMAL CHARACTERISTICS

Thermal Resistance
28-Lead SOIC
$\theta_{\mathrm{JA}}=71.4^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}=23^{\circ} \mathrm{C} / \mathrm{W}$ 28-Lead SSOP
$\theta_{\mathrm{JA}}=63.3^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}=23^{\circ} \mathrm{C} / \mathrm{W}$

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD9221AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SOIC | R-28 |
| AD9223AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SOIC | R-28 |
| AD9220AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SOIC | R-28 |
| AD9221ARS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SSOP | RS-28 |
| AD9223ARS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SSOP | RS-28 |
| AD9220ARS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead SSOP | RS-28 |
| AD9221-EB |  | Evaluation Board |  |
| AD9223-EB |  | Evaluation Board |  |
| AD9220-EB |  | Evaluation Board |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9221/AD9223/AD9220 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



[^0]:    NOTES
    ${ }^{1} \mathrm{~V}_{\mathrm{REF}}=1 \mathrm{~V}$.
    ${ }^{2}$ Including internal reference.
    ${ }^{3}$ Excluding internal reference.
    ${ }^{4}$ Load regulation with 1 mA load current (in addition to that required by the AD9221/AD9223/AD9220).
    Specification subject to change without notice.

[^1]:    Specifications subject to change without notice.

