

# .M139JAN Low Power Low Offset Voltage Quad Comparators

±3 mV

# Low Power Low Offset Voltage Quad Comparators

### **General Description**

The LM139 consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic— where the low power drain of the LM139 is a distinct advantage over standard comparators.

### Features

- Wide supply voltage range 5V to 36 V<sub>DC</sub>
- or ±2.5V to ±18 V<sub>DC</sub> ■ Very low supply current drain (0.8 mA) - independent of supply voltage
- Low input biasing current: 25 nA
- Low input offset current: ±5 nA
- Offset voltage:
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage: 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

### **Advantages**


- High precision comparators
- Reduced V<sub>OS</sub> drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

### **Ordering Information**


NS Part Number	JAN Part Number	NS Package Number	Package Description
JL139BDA	JM38510/11201BDA	W14B	14LD CERPACK



# **Connection Diagrams**



# Schematic Diagram



20129501

# Absolute Maximum Ratings (Note 1)

Supply Voltage, V+	36 $V_{DC}$ or ±18 $V_{DC}$
Differential Input Voltage (Note 7)	36 V <sub>DC</sub>
Output Voltage	36 V <sub>DC</sub>
Input Voltage	$-0.3 \text{ V}_{\text{DC}}$ to $+36 \text{ V}_{\text{DC}}$
Input Current ( $V_{IN} < -0.3 V_{DC}$ ) ( <i>Note 3</i> )	50 mA
Power Dissipation (Note 4, Note 12)	
CERPACK	350 mW @ T <sub>A</sub> = 125°C
Output Short-Circuit to GND, (Note 2)	Continuous
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$
Maximum Junction Temperature (T <sub>1</sub> )	+175°C
Lead Temperature (Soldering, 10 seconds)	260°C
Operating Temperature Range	–55°C ≤ T₄ ≤ +125°C
Thermal Resistance	0
θ <sub>JA</sub>	
CERPACK (Still Air)	183°C/W
CERPACK (500LF / Min Air flow)	120°C/W
θ <sub>JC</sub>	
CERPACK	23°C/W
Package Weight (typical)	
CERPACK	460mg
ESD rating (Note 11)	600V

# **Quality Conformance Inspection**

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)	
1	Static tests at	+25	
2	Static tests at	+125	
3	Static tests at	-55	
4	Dynamic tests at	+25	
5	Dynamic tests at	+125	
6	Dynamic tests at	-55	
7	Functional tests at	+25	
8A	Functional tests at	+125	
8B	Functional tests at	-55	
9	Switching tests at	+25	
10	Switching tests at	+125	
11	Switching tests at	-55	

## LM139 JAN Electrical Characteristics

### **DC Parameters**

The following conditions apply, unless otherwise specified.  $-V_{CC} = 0V$ 

Symbol	Parameters	Conditions	Notes	Min	Мах	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	+V <sub>CC</sub> = 30V, V <sub>O</sub> = 15V		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V,$		-5.0	5.0	mV	1
		V <sub>O</sub> = -13V		-7.0	7.0	mV	2, 3
		$+V_{CC} = 5V, V_{O} = 1.4V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -3V,$		-5.0	5.0	mV	1
		V <sub>O</sub> = -1.6V		-7.0	7.0	mV	2, 3
Ю	Input Offset Current	+V <sub>CC</sub> = 30V, R <sub>S</sub> = 20KΩ,	(Note 8)	-25	25	nA	1, 2
		V <sub>O</sub> = 15V	( <i>Note 8</i> )	-75	75	nA	3
		$+V_{\rm CC} = 2V, -V_{\rm CC} = -28V,$	(Note 8)	-25	25	nA	1, 2
		R <sub>S</sub> = 20KΩ, V <sub>O</sub> = -13V	( <i>Note 8</i> )	-75	75	nA	3
		+ $V_{CC}$ = 5V, $R_{S}$ = 20KΩ,	( <i>Note 8</i> )	-25	25	nA	1, 2
		V <sub>O</sub> = 1.4V	( <i>Note 8</i> )	-75	75	nA	3
		$+V_{CC} = 2V, -V_{CC} = -3V,$	( <i>Note 8</i> )	-25	25	nA	1, 2
		R <sub>S</sub> = 20KΩ, V <sub>O</sub> = -1.6V	( <i>Note 8</i> )	-75	75	nA	3
±l <sub>IB</sub>	Input Bias Current	+V <sub>CC</sub> = 30V, R <sub>S</sub> = 20KΩ,	( <i>Note 8</i> )	-100	+0.1	nA	1, 2
		V <sub>O</sub> = 15V	( <i>Note 8</i> )	-200	+0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V,$	( <i>Note 8</i> )	-100	+0.1	nA	1, 2
		R <sub>S</sub> = 20KΩ, V <sub>O</sub> = -13V	( <i>Note 8</i> )	-200	+0.1	nA	3
		+V <sub>CC</sub> = 5V, R <sub>S</sub> = 20KΩ,	( <i>Note 8</i> )	-100	+0.1	nA	1, 2
		V <sub>O</sub> = 1.4V	( <i>Note 8</i> )	-200	+0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -3V,$	( <i>Note 8</i> )	-100	+0.1	nA	1, 2
		R <sub>S</sub> = 20KΩ, V <sub>O</sub> = -1.6V	( <i>Note 8</i> )	-200	+0.1	nA	3
CMRR	Input Voltage Common Mode	+V <sub>CC</sub> = 30V		76		dB	1, 2, 3
	Rejection	$+V_{CC} = 5V$		70		dB	1, 2, 3
CEX	Output Leakage	$+V_{CC} = 30V, V_{O} = +30V$			1.0	μA	1, 2, 3
+I <sub>IL</sub>	Input Leakage Current	$+V_{CC} = 36V, V + i = 34V,$ V - i = 0V		-500	500	nA	1, 2, 3
·I <sub>IL</sub>	Input Leakage Current	$+V_{CC} = 36V, V + i = 0V,$ V - i = 34V		-500	500	nA	1, 2, 3
/ <sub>OL</sub>	Logical "0" Output Voltage	$+V_{CC} = 4.5V, I_{O} = 4mA$			0.4	V	1
					0.7	V	2, 3
		$+V_{CC} = 4.5V, I_{O} = 8mA$			1.5	V	1
					2.0	V	2, 3
сс	Power Supply Current	+V <sub>CC</sub> = 5V, V <sub>ID</sub> = 15mV			2.0	mA	1, 2
					3.0	mA	3
		+V <sub>CC</sub> = 30V, V <sub>ID</sub> = 15mV			3.0	mA	1, 2
					4.0	mA	3
ΔV <sub>IO</sub> /ΔΤ		25°C ≤ T <sub>A</sub> ≤ 125°C	( <i>Note 9</i> )	-25	25	µV/°C	2
	Offset Voltage	$-55^{\circ}C \le T_A \le 25^{\circ}C$	(Note 9)	-25	25	µV/°C	3
ΔΙ <sub>ΙΟ</sub> /ΔΤ	Temperature Coefficient of Input	$25^{\circ}C \le T_A \le 125^{\circ}C$	(Note 9)	-300	300	pA/°C	2
- 10 , - 1	Offset Current		(Note 9)	-400	400	pA/°C	3
		-55°C ≤ T <sub>A</sub> ≤ 25°C		-+00	+00		

Symbol	Parameters	Conditions	Notes	Min	Мах	Unit	Sub- groups
A <sub>VS</sub>	Open Loop Voltage Gain	+V <sub>CC</sub> = 15V, R <sub>L</sub> =15KΩ,	(Note 10)	50		V/mV	4
		$1V \le V_{O} \le 11V$	(Note 10)	25		V/mV	5, 6
V <sub>IO</sub>	Tempco Screen				4.0	mV	
CMRR	Tempco Screen				70	dB	
I <sub>IO</sub>	Tempco Screen				13	nA	
I <sub>IB</sub>	Tempco Screen				12	nA	
AC Pa	arameters						
Symbol	Parameters	Conditions	Notes	Min	Мах	Unit	Sub- group
t <sub>RLH</sub>	Response Time: Low-to-High	$+V_{CC} = 5V, V_{I} = 100mV,$			5.0	μS	7, 8B
		$R_L = 5.1 K\Omega, V_{OD} = 5 mV$			7.0	μS	8A
		$+V_{CC} = 5V, V_{I} = 100mV,$			0.8	μS	7, 8B
		$R_L = 5.1 K\Omega, V_{OD} = 50 mV$			1.2	μS	8A
t <sub>RHL</sub>	Response Time: High-to-Low	$+V_{CC} = 5V, V_{I} = 100mV,$		ļ	2.5	μS	7, 8B
		$R_L = 5.1 K\Omega, V_{OD} = 5 mV$			3.0	μS	8A
		$+V_{CC} = 5V, V_{I} = 100mV,$			0.8	μS	7, 8E
		$R_L = 5.1 K\Omega, V_{OD} = 50 mV$			1.0	μS	8A
Cs	Channel Separation	$+V_{CC} = 20V, -V_{CC} = -10V,$ A to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ A to C		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ A to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to C		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to C		80		dB	7
V <sub>LAT</sub>	Voltage Latch (Logical "1" Input)	$+V_{CC} = 5V, V_I = 10V,$ $I_O = 4mA$			0.4	V	9

### DC Parameters Drift Values

The following conditions apply, unless otherwise specified.  $-V_{CC} = 0V$ Delta calculations performed on JAN S product at Group B, Subgroup 5.

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	$V_{\rm CC} = 30V, V_{\rm O} = 15V$		-1.0	1.0	mV	1
±I <sub>Bias</sub>	Input Bias Current	$V_{CC} = 30V, R_S = 20K\Omega,$ $V_O = 15V$		-15	15	nA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guaranteed specific performance limits. For guaranteed specifications and test conditions, see, the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V+.

**Note 3:** This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3 V_{DC}$  (at 25°)C.

Note 4: The low bias dissipation and the ON-OFF characteristics of the outputs keeps the chip dissipation very small ( $P_D \leq 100$ mW), provided the output transistors are allowed to saturate.

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

Note 6: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of V+

Note 7: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V<sub>DC</sub> (or 0.3 V<sub>DC</sub> below the magnitude of the negative power supply, if used) (at 25°C).

Note 8: S/S  $R_S = 20K\Omega$ , tested at  $R_S = 10K\Omega$  as equivalent test.


Note 9: Calculated parameter; for Delta V<sub>IO</sub> / Delta T use V<sub>IO</sub> test at +V<sub>CC</sub> = 30V, -V<sub>CC</sub> = 0V, V<sub>O</sub> = 15V; and for Delta I<sub>IO</sub> / Delta T use I<sub>IB</sub> test at +V<sub>CC</sub> = 30V, -V<sub>CC</sub> = 0V, V<sub>O</sub> = 15V

Note 10: Datalog of K = V/mV.


Note 11: Human Body model,  $1.5 \text{ K}\Omega$  in series with 100 pF

Note 12: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (Package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.


### **Typical Performance Characteristics**










20129536







Response Time for Various Input Overdrives —Negative Transition



20129537

### **Application Hints**

The LM139 is a high gain, wide bandwidth device which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray inputoutput coupling. Reducing the input resistors to < 10 k $\Omega$ reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be tied to the negative supply.

The bias network of the LM139 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 5  $\rm V_{DC}$  to 30  $\rm V_{DC}.$ 


It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V<sup>+</sup> without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3  $V_{\rm DC}$  (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the LM139 is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the LM139 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V<sup>+</sup>) and the  $\beta$ of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\Omega$  R<sub>SAT</sub> of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

### **Typical Applications**


 $(V^{+} = 5.0 V_{DC})$ Basic Comparator  $V_{V_{IN}} = V_{V_{IN}} = V_$ 








9



















# **Split-Supply Applications**

(V+ = +15  $V_{DC}$  and V- = -15  $V_{DC}$ )



	-	Revision History							
Date Released	Revision	Section	Changes						
02/15/05	A	New Release to corporate format	1 MDS datasheet converted into Corp. datasheet format. MJLM139-X rev 0D0. MDS datasheet will be archived.						
10/26/2010	В	Order Information, Connection Diagrams, Absolute Ratings, Physical Dimensions drawings,	Update with current device information and format. Deleted J and WG pkg references. Revision A will be Archived						



# Notes

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

LM139JAN Low Power Low Offset Voltage Quad Comparators