

## 1. General description

The 74LV74 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC74 and 74HCT74.

The device is a dual positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set ( $\bar{S}D$ ) and ( $\bar{R}D$ ) inputs, and complementary Q and  $\bar{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt trigger action in the clock input makes the circuit highly tolerant of slower clock rise and fall times.

## 2. Features

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between  $V_{CC} = 2.7$  V and  $V_{CC} = 3.6$  V
- Typical output ground bounce < 0.8 V at  $V_{CC} = 3.3$  V and  $T_{amb} = 25$  °C
- Typical output  $V_{OH}$  undershoot > 2 V at  $V_{CC} = 3.3$  V and  $T_{amb} = 25$  °C
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

### 3. Ordering information

**Table 1. Ordering information**

Type number	Package	Temperature range	Name	Description	Version
74LV74N		−40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74LV74D		−40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LV74DB		−40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74LV74PW		−40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74LV74PW		−40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1

### 4. Functional diagram




Fig 1. Logic symbol




Fig 2. IEC logic symbol




Fig 3. Logic diagram (one flip-flop)

## 5. Pinning information

### 5.1 Pinning





Fig 4. Pin configuration DIP14, SO14 and (T)SSOP14



- (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input.

Fig 5. Pin configuration DHVQFN14

## 5.2 Pin description

**Table 2. Pin description**

Symbol ( $n = 1, 2$ )	Pin	Description
$n\bar{R}D$	1, 13	asynchronous reset-direct input (active LOW)
$nD$	2, 12	data input
$nCP$	3, 11	clock input (LOW-to-HIGH, edge-triggered)
$n\bar{S}D$	4, 10	asynchronous set-direct input (active LOW)
$nQ$	5, 9	true flip-flop output
$n\bar{Q}$	6, 8	complement flip-flop output
GND	7	ground (0 V)
$V_{CC}$	14	supply voltage

## 6. Functional description

**Table 3. Function table<sup>[1]</sup>**

Inputs				Outputs	
$n\bar{S}D$	$n\bar{R}D$	$nCP$	$nD$	$nQ$	$n\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care

**Table 4. Function table<sup>[1]</sup>**

Inputs				Outputs	
$n\bar{S}D$	$n\bar{R}D$	$nCP$	$nD$	$nQ_{n+1}$	$n\bar{Q}_{n+1}$
H	H	↑	L	L	H
H	H	↑	H	H	L

[1] H = HIGH voltage level; L = LOW voltage level

↑ = LOW-to-HIGH transition

$Q_{n+1}$  = state after the next LOW-to-HIGH CP transition

## 7. Limiting values

**Table 5. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	[1] -	±20	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V	[1] -	±50	mA
I <sub>O</sub>	output current	V <sub>O</sub> = -0.5 V to (V <sub>CC</sub> + 0.5 V)	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C			
		DIP14 package	[2] -	750	mW
		SO14 package	[3] -	500	mW
		(T)SSOP14 package	[4] -	500	mW
		DHVQFN14 package	[5] -	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] P<sub>tot</sub> derates linearly with 12 mW/K above 70 °C.[3] P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.[4] P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.[5] P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

**Table 6. Recommended operating conditions**

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage <sup>[1]</sup>		1.0	3.3	5.5	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate <sup>[2]</sup>	V <sub>CC</sub> = 1.0 V to 2.0 V	-	-	500	ns/V
		V <sub>CC</sub> = 2.0 V to 2.7 V	-	-	200	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	100	ns/V
		V <sub>CC</sub> = 3.6 V to 5.5 V	-	-	50	ns/V

[1] The static characteristics are guaranteed from V<sub>CC</sub> = 1.2 V to V<sub>CC</sub> = 5.5 V, but LV devices are guaranteed to function down to V<sub>CC</sub> = 1.0 V (with input levels GND or V<sub>CC</sub>).

[2] Except for clock inputs, which have Schmitt trigger action..

## 9. Static characteristics

**Table 7. Static characteristics**

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 1.2 \text{ V}$	0.9	-	-	0.9	-	V
		$V_{CC} = 2.0 \text{ V}$	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7V_{CC}$	-	-	$0.7V_{CC}$	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 1.2 \text{ V}$	-	-	0.3	-	0.3	V
		$V_{CC} = 2.0 \text{ V}$	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = -100 \mu\text{A}; V_{CC} = 1.2 \text{ V}$	-	1.2	-	-	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 2.0 \text{ V}$	1.8	2.0	-	1.8	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 2.7 \text{ V}$	2.5	2.7	-	2.5	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 3.0 \text{ V}$	2.8	3.0	-	2.8	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 4.5 \text{ V}$	4.3	4.5	-	4.3	-	V
		$I_O = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	V
		$I_O = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	3.5	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = 100 \mu\text{A}; V_{CC} = 1.2 \text{ V}$	-	0	-	-	-	V
		$I_O = 100 \mu\text{A}; V_{CC} = 2.0 \text{ V}$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 2.7 \text{ V}$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 3.0 \text{ V}$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 4.5 \text{ V}$	-	0	0.2	-	0.2	V
		$I_O = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	V
		$I_O = 12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.35	0.55	-	0.65	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	$\mu\text{A}$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 5.5 \text{ V}$	-	-	20	-	80	$\mu\text{A}$
$\Delta I_{CC}$	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	500	-	850	$\mu\text{A}$
$C_I$	input capacitance		-	3.5	-	-	-	$\text{pF}$

[1] Typical values are measured at  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

## 10. Dynamic characteristics

**Table 8. Dynamic characteristics**

GND = 0 V; For test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit	
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
$t_{pd}$	propagation delay	nCP to nQ, n $\bar{Q}$ ; see <a href="#">Figure 6</a>	[2]						
		V <sub>CC</sub> = 1.2 V	-	70	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V	-	24	44	-	56	ns	
		V <sub>CC</sub> = 2.7 V	-	18	28	-	41	ns	
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	13	26	-	33	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	-	9.5	17	-	23	ns
		n $\bar{S}D$ to nQ, n $\bar{Q}$ ; n $\bar{R}D$ to nQ, n $\bar{Q}$ ; see <a href="#">Figure 7</a>							
		V <sub>CC</sub> = 1.2 V	-	90	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V	-	31	46	-	58	ns	
		V <sub>CC</sub> = 2.7 V	-	23	34	-	43	ns	
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	ns	
$t_w$	pulse width	clock HIGH or LOW; see <a href="#">Figure 6</a> ; set or reset LOW; see <a href="#">Figure 7</a>							
		V <sub>CC</sub> = 2.0 V	34	10	-	41	-	ns	
		V <sub>CC</sub> = 2.7 V	25	8	-	30	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	7	-	24	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	15	6	-	18	-	ns
$t_{rec}$	recovery time	set or reset; see <a href="#">Figure 7</a>							
		V <sub>CC</sub> = 1.2 V	-	5	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V	14	2	-	15	-	ns	
		V <sub>CC</sub> = 2.7 V	10	1	-	11	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	8	1	-	9	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	6	1	-	7	-	ns
$t_{su}$	set-up time	nD to nCP; see <a href="#">Figure 6</a>							
		V <sub>CC</sub> = 1.2 V	-	10	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V	22	4	-	26	-	ns	
		V <sub>CC</sub> = 2.7 V	12	3	-	15	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	8	2	-	10	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	6	1	-	8	-	ns

**Table 8. Dynamic characteristics ...continued**GND = 0 V; For test circuit see [Figure 8](#).


Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit	
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
t <sub>h</sub>	hold time	nD to nCP; see <a href="#">Figure 6</a>							
		V <sub>CC</sub> = 1.2 V	-	-10	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V	3	-2	-	3	-	ns	
		V <sub>CC</sub> = 2.7 V	3	-2	-	3	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	3	-2	-	3	-	ns
f <sub>max</sub>	maximum frequency	V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	3	-2	-	3	-	ns
		see <a href="#">Figure 6</a>							
		V <sub>CC</sub> = 2.0 V	14	40	-	12	-	MHz	
		V <sub>CC</sub> = 2.7 V	50	90	-	40	-	MHz	
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF	-	76	-	-	-	MHz	
C <sub>PD</sub>	power dissipation capacitance	V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	60	100	-	48	-	MHz
		V <sub>CC</sub> = 4.5 V to 5.5 V	[3]	70	110	-	56	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per flip-flop; V <sub>I</sub> = GND to V <sub>CC</sub>	[4]	-	24	-	-	-	pF

[1] Typical values are measured at T<sub>amb</sub> = 25 °C.[2] t<sub>pq</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.[3] Typical values are measured at nominal supply voltage (V<sub>CC</sub> = 3.3 V and V<sub>CC</sub> = 5.0 V).[4] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).P<sub>D</sub> = C<sub>PD</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>i</sub> × N + Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) where:f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHzC<sub>L</sub> = output load capacitance in pFV<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of the outputs

## 11. Waveforms




The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in [Table 9](#).

$V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

**Fig 6. The clock input (nCP) to output (nQ, nQ̄) propagation delays, the clock pulse width, the nD to nCP set-up, the nCP to nD hold times, and the maximum frequency**




Measurement points are given in [Table 9](#).

$V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

**Fig 7.** The set ( $n\bar{S}D$ ) and reset ( $n\bar{R}D$ ) input to output ( $nQ$ ,  $n\bar{Q}$ ) propagation delays, the set and reset pulse widths, and the  $n\bar{R}D$  to  $nCP$  recovery time

**Table 9. Measurement points**

Supply voltage	Input	Output
$V_{CC}$	$V_M$	$V_M$
< 2.7 V	0.5 $V_{CC}$	0.5 $V_{CC}$
2.7 V to 3.6 V	1.5 V	1.5 V
$\geq 4.5$ V	0.5 $V_{CC}$	0.5 $V_{CC}$



Test data is given in [Table 10](#).

Definitions test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

$V_{EXT}$  = External voltage for measuring switching times.

**Fig 8. Load circuit for switching times**


**Table 10. Test data**

Supply voltage	Input		Load		$V_{EXT}$		
$V_{CC}$	$V_I$	$t_r, t_f$	$C_L$	$R_L$	$t_{PHL}, t_{PLH}$	$t_{PZH}, t_{PHZ}$	$t_{PZL}, t_{PLZ}$
< 2.7 V	$V_{CC}$	$\leq 2.5$ ns	50 pF	1 k $\Omega$	open	GND	2 $V_{CC}$
2.7 V to 3.6 V	2.7 V	$\leq 2.5$ ns	50 pF	1 k $\Omega$	open	GND	2 $V_{CC}$
$\geq 4.5$ V	$V_{CC}$	$\leq 2.5$ ns	50 pF	1 k $\Omega$	open	GND	2 $V_{CC}$

## 12. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

**Note**


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT27-1	050G04	MO-001	SC-501-14			99-12-27 03-02-13

**Fig 9. Package outline SOT27-1 (DIP14)**

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.25	1.45	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

## Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT108-1	076E06	MS-012				99-12-27 03-02-19

Fig 10. Package outline SOT108-1 (SO14)

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	2 0.05	0.21 1.65	1.80	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

**Note**


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT337-1		MO-150				99-12-27 03-02-19

**Fig 11. Package outline SOT337-1 (SSOP14)**

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1 0.05	0.15 0.80	0.95	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT402-1		MO-153				-99-12-27 03-02-18

Fig 12. Package outline SOT402-1 (TSSOP14)

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 13. Package outline SOT762-1 (DHVQFN14)

## 13. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV74_3	20070928	Product data sheet	-	74LV74_2
Modifications:	<ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name when appropriate.</li> <li><a href="#">Section 3</a>: DHVQFN14 package added.</li> <li><a href="#">Section 7</a>: derating values added for DHVQFN14 package.</li> <li><a href="#">Section 12</a>: outline drawing added for DHVQFN14 package.</li> </ul>			
74LV74_2	19980420	Product specification	-	74LV74_1
74LV74_1	19961107	Product specification	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfuction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 17. Contents

1	General description .....	1
2	Features .....	1
3	Ordering information .....	2
4	Functional diagram .....	2
5	Pinning information .....	3
5.1	Pinning .....	3
5.2	Pin description .....	4
6	Functional description .....	4
7	Limiting values .....	5
8	Recommended operating conditions .....	5
9	Static characteristics .....	6
10	Dynamic characteristics .....	7
11	Waveforms .....	9
12	Package outline .....	12
13	Abbreviations .....	17
14	Revision history .....	17
15	Legal information .....	18
15.1	Data sheet status .....	18
15.2	Definitions .....	18
15.3	Disclaimers .....	18
15.4	Trademarks .....	18
16	Contact information .....	18
17	Contents .....	19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 28 September 2007

Document identifier: 74LV74\_3