Am186[™]CC

High-Performance, 80C186-Compatible 16-Bit Embedded Communications Controller

DISTINCTIVE CHARACTERISTICS

- E86[™] family of x86 embedded processors offers improved time-to-market
 - Software migration (backwards- and upwardscompatible)
 - World-class development tools, applications, and system software
- Serial Communications Peripherals
 - Four High-level Data Link Control (HDLC) channels
 - Four independent Time Slot Assigners (TSAs)
 - Physical interface for HDLC channels can be raw DCE, PCM Highway, or GCI (IOM-2)
 - USB peripheral controller
 - High-Speed UART with autobaud
 - UART
 - Synchronous serial interface (SSI)
 - SmartDMA[™] channels (8) to support USB/HDLC
- System Peripherals
 - Three programmable 16-bit timers
 - Hardware watchdog timer

- General-purpose DMA (4 channels)
- Programmable I/O (48 PIO signals)
- Interrupt Controller (36 maskable interrupts)
- Memory and Peripheral Interface
 - Integrated DRAM controller
 - Glueless interface to RAM/ROM/Flash memory (55-ns Flash memory required for zero-wait-state operation at 50 MHz)
 - Fourteen chip selects (8 peripherals, 6 memory)
 - External bus mastering support
 - Multiplexed and nonmultiplexed address/data bus
 - Programmable bus sizing
 - 8-bit boot option
- Available in the following package
 - 160-pin plastic quad flat pack (PQFP)
 - 25-, 40-, and 50-MHz operating frequencies
 - Low-voltage operation, V_{CC} = 3.3 V ± 0.3 V
 - Commercial and industrial temperature rating
 - 5-V-tolerant I/O (3.3-V output levels)


GENERAL DESCRIPTION

The Am186[™]CC embedded communications controller is the first member in the AMD Comm86[™] product family. The Am186CC controller is a costeffective, high-performance microcontroller solution for communications applications. This highly integrated microcontroller enables customers to save system costs and increase performance over 8-bit microcontrollers and other 16-bit microcontrollers.

The Am186CC communications controller offers the advantages of the x86 development environment's widely available native development tools, applications, and system software. Additionally, the controller uses the industry-standard 186 instruction set that is part of the AMD E86[™] family, which continually offers instruction-set-compatible upgrades. Built into the Am186CC controller is a wide range of communications features required in many communications applications, including High-level Data Link Control (HDLC) and the Universal Serial Bus (USB).

AMD offers complete solutions with the Am186CC controller. A customer development platform board is available. Reference designs under development include a low-end router with Integrated Services Digital Network (ISDN), Ethernet, USB, Plain Old Telephone Service (POTS), and an ISDN Terminal Adapter featuring USB. AMD and its FusionE86SM Partners offer boards, schematics, drivers, protocol stacks, and routing software for these reference designs to enable fast time to market.

ORDERING INFORMATION



Am186CC high-performance 80C186-compatible 16-bit embedded communications controller

Valid Combinations					
Am186CC-25					
Am186CC-40	KC\W				
Am186CC-50					
Am186CC-25					
Am186CC-40	KI\W				

Valid Combinations

Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

TABLE OF CONTENTS

Distinctive Characteristics	
General Description	
Ordering Information	
Logic Diagram by Interface	
Logic Diagram by Default Pin Function	
Pin Connection Diagram—160-Pin PQFP Package	
Pin and Signal Tables	
Signal Descriptions	
Architectural Overview	
Detailed Description	
Am186 Embedded CPU	
Memory Organization	29
I/O Space	29
Serial Communications Support	30
Universal Serial Bus	30
Four HDLC Channels and Four TSAs	31
General Circuit Interface	31
Eight SmartDMA™ Channels	31
Two Asynchronous Serial Ports	
Synchronous Serial Port	32
System Peripherals	
Interrupt Controller	
Four General-Purpose DMA Channels	
48 Programmable I/O Signals	
Three Programmable Timers	
Hardware Watchdog Timer	
Memory and Peripheral Interface	
System Interfaces	
DRAM Support	
Chip Selects	
Clock Control	
In-Circuit Emulator Support	
Applications	
Clock Generation and Control	
Features	
System Clock	
USB Clock	
Clock Sharing by System and USB	
Crystal-Driven Clock Source	
External Clock Source	
Static Operation	
PLL Bypass Mode	
UART Baud Clock	
Power Supply Operation	
Power Supply Connections	
Input/Output Circuitry	
PIO Supply Current Limit	
Operating Ranges Driver Characteristics—Universal Serial Bus	
DC Characteristics over Commercial and Industrial Operating Ranges	
Capacitance	40

Maximum Load Derating	47
Power Supply Current	47
Thermal Characteristics	
PQFP Package	48
Commercial and Industrial Switching Characteristics and Waveforms	49
Switching Characteristics over Commercial and Industrial Operating Ranges	
Appendix A—Pin Tables	A-1
Pin List Table Column Definitions	A-11
Appendix B—Physical Dimensions: PQR160, Plastic Quad Flat Pack (PQFP)	B-1
Appendix C—Customer Support	C-1
Related AMD Products—E86™ Family Devices	
Related Documents	C-2
Am186CC/CH/CU Microcontroller Customer Development Platform	C-2
Third-Party Development Support Products	
Customer Service	
Hotline and World Wide Web Support	C-2
Corporate Applications Hotline	C-2
World Wide Web Home Page	
Documentation and Literature	
Literature Ordering	C-3
Index	

LIST OF FIGURES

Figure 1.	Am186CC Controller Block Diagram	28
Figure 2.	Two-Component Address Example	
Figure 3.	Am186CC Controller Address Bus — Default Operation	
Figure 4.	Am186CC Controller—Address Bus Disable In Effect	
Figure 5.	ISDN Terminal Adapter System Application	
Figure 6.	ISDN to Ethernet Low-End Router System Application	
Figure 7.	32-Channel Linecard System Application	
Figure 8.	System and USB Clock Generation	
Figure 9.	Suggested System Clock Frequencies, Clock Modes, and Crystal Frequencies	
Figure 10.	External Interface to Support Clocks—Fundamental Mode Crystal	
Figure 11.	External Interface to Support Clocks-External Clock Source	
Figure 12.	UART and High-Speed UART Clocks	
Figure 13.	Typical I _{cc} Versus Frequency	
Figure 14.	Thermal Resistance(°C/Watt)	
Figure 15.	Thermal Characteristics Equations	
Figure 16.	Key to Switching Waveforms	
Figure 17.	Read Cycle Waveforms	. 60
Figure 18.	Write Cycle Waveforms	. 63
Figure 19.	Software Halt Cycle Waveforms	. 64
Figure 20.	Peripheral Timing Waveforms	. 65
Figure 21.	Reset Waveforms	
Figure 22.	Signals Related to Reset (System PLL in 1x or 2x Mode)	. 67
Figure 23.	Signals Related to Reset (System PLL in 4x Mode)	. 67
Figure 24.	Synchronous Ready Waveforms	. 68
Figure 25.	Asynchronous Ready Waveforms	. 69
Figure 26.	Entering Bus Hold Waveforms	. 70
Figure 27.	Exiting Bus Hold Waveforms	
Figure 28.	System Clock Timing Waveforms—Active Mode (PLL 1x Mode)	. 72
Figure 29.	USB Clock Timing Waveforms	. 72
Figure 30.	GCI Bus Waveforms	. 73

Figure 32.PCM Highway Waveforms (Timing Master)76Figure 33.DCE Transmit Waveforms77Figure 34.DCE Receive Waveforms77Figure 35.USB Data Signal Rise and Fall Times78Figure 36.USB Receiver Jitter Tolerance78Figure 37.Synchronous Serial Interface Waveforms79Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle without Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform82Figure 42.DRAM Refresh Cycle Waveform82	Figure 31.	PCM Highway Waveforms (Timing Slave)	75
Figure 34.DCE Receive Waveforms77Figure 35.USB Data Signal Rise and Fall Times78Figure 36.USB Receiver Jitter Tolerance78Figure 37.Synchronous Serial Interface Waveforms79Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle with Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform81	Figure 32.	PCM Highway Waveforms (Timing Master)	76
Figure 35.USB Data Signal Rise and Fall Times78Figure 36.USB Receiver Jitter Tolerance78Figure 37.Synchronous Serial Interface Waveforms79Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle with Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform81	Figure 33.	DCE Transmit Waveforms	77
Figure 36.USB Receiver Jitter Tolerance78Figure 37.Synchronous Serial Interface Waveforms79Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle with Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform81	Figure 34.	DCE Receive Waveforms	77
Figure 37.Synchronous Serial Interface Waveforms79Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle with Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform81	Figure 35.	USB Data Signal Rise and Fall Times	78
Figure 38.DRAM Read Cycle without Wait-States Waveform80Figure 39.DRAM Read Cycle with Wait-States Waveform81Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform82	Figure 36.	USB Receiver Jitter Tolerance	78
Figure 39.DRAM Read Cycle with Wait-States Waveform	Figure 37.	Synchronous Serial Interface Waveforms	79
Figure 40.DRAM Write Cycle without Wait-States Waveform81Figure 41.DRAM Write Cycle with Wait-States Waveform82	Figure 38.	DRAM Read Cycle without Wait-States Waveform	80
Figure 41. DRAM Write Cycle with Wait-States Waveform	Figure 39.	DRAM Read Cycle with Wait-States Waveform	81
• •	Figure 40.	DRAM Write Cycle without Wait-States Waveform	81
Figure 42 DRAM Refresh Cycle Waveform 82	Figure 41.	DRAM Write Cycle with Wait-States Waveform	82
	Figure 42.	DRAM Refresh Cycle Waveform	82

LIST OF TABLES

Table 1.	PQFP Pin Assignments—Sorted by Pin Number	. 10
Table 2.	PQFP Pin Assignments—Sorted by Signal Name	. 11
Table 3.	Signal Description Table Definitions	. 13
Table 4.	Signal Descriptions	. 14
Table 5.	Segment Register Selection Rules	. 30
Table 6.	Crystal Parameters	42
Table 7.	Typical Power Consumption Calculation	. 47
Table 8.	Thermal Characteristics (°C/Watt)	. 48
Table 9.	Alphabetical Key to Switching Parameter Symbols	. 50
Table 10.	Numerical Key to Switching Parameter Symbols	
Table 11.	Read Cycle Timing	. 58
Table 12.	Write Cycle Timing	. 61
Table 13.	Software Halt Cycle Timing	. 64
Table 14.	Peripheral Timing	. 65
Table 15.	Reset Timing	. 66
Table 16.	External Ready Cycle Timing	. 68
Table 17.	Bus Hold Timing	
Table 18.	System Clocks Timing	. 71
Table 19.	USB Clocks Timing	. 72
Table 20.	GCI Bus Timing	. 73
Table 21.	PCM Highway Timing (Timing Slave)	. 74
Table 22.	PCM Highway Timing (Timing Master)	. 76
Table 23.	DCE Interface Timing	. 77
Table 24.	USB Timing	. 78
Table 25.	SSI Timing	. 79
Table 26.	DRAM Timing	. 80
Table 27.	Power-On Reset (POR) Pin Defaults	A-2
Table 28.	Multiplexed Signal Trade-offs	A-5
Table 29.	PIOs Sorted by PIO Number	A-8
Table 30.	PIOs Sorted by Signal Name	A-9
Table 31.	Reset Configuration Pins (Pinstraps)A	-10
Table 32.	CPU PLL ModesA	-10
Table 33.	USB PLL ModesA	-10
Table 34.	Pin List Table DefinitionsA	-11
Table 35.	Pin List SummaryA	-12


LOGIC DIAGRAM BY INTERFACE¹

Reset/ Clocks Address and Address/Data		CLKOUT RES RESOUT X1 X2 A19–A0 AD15–AD0	INT8–INT0 NMI <u>LCS</u> <u>MCS3–MCS0</u> PCS7–P <u>CS0</u> UCS		Interrupts Chip Selects
Buses		ALE ARDY BHE BSIZE8	CAS0 CAS1 RAS0 RAS1		DRAM Control
Bus Status and Control		DEN DS DRQ1-DRQ0 DT/R HLDA HOLD RD	DCE_RXD_A, B, C, D DCE_TXD_A, B, C, D DCE_RCLK_A, B, C, D DCE_TCLK_A, B, C, D DCE_TCLK_A, B, C, D DCE_CTS_A, B, C, D DCE_RTR_A, B, C, D	4/	DCE Interface (HDLC A–D) ¹
		S2–S0 S6 SRDY WHB WLB WR	PCM_RXD_A, B, C, D PCM_TXD_A, B, C, D PCM_CLK_A, B, C, D <u>PCM_FSC_A</u> , B, C, D <u>PCM_TSC_A</u> , B, C, D	4/ 4/ 4/ 4/ 4/	PCM Interface (HDLC A–D) ¹
Programmable Timers	$\xrightarrow{2/}$	PWD TMRIN1–TMRIN0 TMROUT1–TMROUT0	GCI_DD_A GCI_DU_A GCI_DCL_A GCI_FSC_A	<+→ ←	GCI Interface (HDLC A) ¹
Debug	4 ² /−	QS1–QS0	USBD+		
Synchronous Serial Interface	← ←	SDEN SCLK SDATA	USBD– USBSCI USBSOF USBX1 USBX2	←	Universal Serial Bus (USB)
Asynchronous Serial Interface (UART)	$\stackrel{\rightarrow}{\leftarrow}$	RXD_U TXD_U CTS_U RTR_U	UDMNS UDPLS UTXDMNS UTXDPLS	→	USB External Transceiver
High-Speed UART	$\stackrel{\rightarrow}{\leftarrow}$	RXD_HU TXD_HU CTS_HU RTR_HU	UXVOE UXVRCV {ADEN}		Interface
UART Clock		UCLK	{CLKSEL1} {CL <u>KSEL2</u> }	◀	
Programmable I/O (PIO)	←→	PIO47–PIO0	<u>{ONCE}</u> {UCSX8} {USBSEL1} <u>{USBSEL2</u> } {USBXCVR}	← ← ←	Configuration Pinstraps

Notes:

1. Because of multiplexing, not all interfaces are available at once. Refer to Table 28, "Multiplexed Signal Trade-offs," on page A-5.

LOGIC DIAGRAM BY DEFAULT PIN FUNCTION¹



Notes:

1. Pin names in **bold** indicate the default pin function. Brackets, [], indicate alternate, multiplexed functions. Braces, {}, indicate pinstrap pins.

PIN CONNECTION DIAGRAM—160-PIN PQFP PACKAGE

		INT6 TMRIN1 TMRIN1 TMRIN0 TMROUT1 TMROUT0 Vss DCE_TXD_B/PCM_TXD_B DCE_TXD_B/PCM_TXD_B DCE_TXD_B/PCM_TSC_B DCE_TCLK_B/PCM_FSC_B DCE_TCLKB/PCM_FSC_B Vcs MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS3/RAS1 Vcs MCS2/CAS0 MCS0 MCS2/CAS0 MCS2/CAS0 MCS2/CAS0 MCS2/CAS0 MCS2/CAS0 MCS2/CAS0 MC
	160 157 157 157 155 155 155 155 155 152 152 152 152 152	$\begin{array}{c} 145\\ 145\\ 144\\ 144\\ 144\\ 144\\ 144\\ 144\\$
$\begin{array}{c}1\\2\\3\\4\\5\\6\\7\\8\\9\\10\\11\\12\\13\\14\\15\\16\\17\\18\\9\\20\\21\\22\\324\\25\\26\\27\\28\\29\\30\\31\\32\\33\\34\\35\\36\\37\\38\\39\\40\end{array}$	V_{SS} SDEN SCLK SDATA PCS0 {USBSEL1} PCS1 {USBSEL2} PCS2 PCS3 PCS4 {CLKSEL2} PCS5 PCS6 V_{CC} PCS7 ARDY SRDY WR DT/R DEN/DS ALE BHE {ADEN} V_{SS} UCLK/USBSOF/USBSCI RTR_HU/DCE_RTR_D CTS_HU/DCE_CTS_D/PCM_TSC_D RXD_HU TXD_HU V_{CC} AD0 AD8 A0 A1 A2 V_{SS} AD1 AD9 A3 A4 AD2 AD10 V_{CC}	V _{CC} 120 DCE_TXD_A/GCI_DU_A/PCM_TXD_A 119 DCE_RXD_A/GCI_DC_A/PCM_CLK_A 117 DCE_TCLK_A/GCI_FSC_A/PCM_FSC_A 116 NMI 115 RES 114 INT5 113 INT4 112 INT3 111 INT4 112 INT4 112 INT4 112 INT4 112 INT4 112 INT4 112 INT5 113 INT4 112 INT3 111 INT2 110 INT1 109 Vss 108 VCc 106 DRQ1 105 RSVD_104/UXVRCV 104 RSVD_101/UTXDPLS 101 Vss 100 HDLD 99 HLDA (CLKSEL1) 98 BSIZE8 94 AD15 93 AD7 92 Vc
		8 1
	V 85 45 45 45 45 45 45 45 45 45 45 45 45 45	SI RESOUT RESOUT CLKOUT CLKOUT A11 A11 A12 A12 A13 A13 A13 A14 A14 A15 A12 A12 A12 A12 A12 A12 A12 A12

PIN AND SIGNAL TABLES

Table 1 on page 10 and Table 2 on page 11 show the pins sorted by pin number and signal name, respectively.

Table 4 on page 14 contains the signal descriptions (grouped alphabetically and by function). The table includes columns listing the multiplexed functions and I/O type. Table 3 on page 13 shows terms used in Table 4.

Refer to Appendix A, "Pin Tables," on page A-1 for an additional group of tables with the following information:

- Power-on reset (POR) pin defaults including pin numbers and multiplexed functions—Table 27 on page A-2.
- Multiplexed signal trade-offs—Table 28 on page A-5.

- Programmable I/O (PIO) pins ordered by PIO pin number and multiplexed signal name, respectively, including columns listing multiplexed functions and pin configurations following system reset—Table 29 on page A-8 and Table 30 on page A-9.
- Pinstraps and pinstrap options—Table 31 on page A-10.
- Pin and signal summary showing signal name and alternate function, pin number, I/O type, load values, POR default function, reset state, POR default operation, hold state, and voltage—Table 35 on page A-12.

In all tables the brackets, [], indicate alternate, multiplexed functions, and braces, { }, indicate reset configuration pins (pinstraps). The line over a pin name indicates an active Low. The word pin refers to the physical wire; the word signal refers to the electrical signal that flows through it.

	Table 1. PQFP Pin Assignments—Sorted by Pin Number ¹							
Pin No.	Name—Left Side	Pin No.	Name—Bottom Side	Pin No.	Name—Right Side	Pin No.	Name—Top Side	
1	V _{SS}	41	V _{SS}	81	USBD+/UDPLS	121	V _{SS}	
2	SDEN	42	A5	82	V _{SS} _USB	122	DCE_RTR_A	
3	SCLK	43	A6	83	V _{SS}	123	DCE_CTS_A/ PCM_TSC_A	
4	SDATA	44	A7	84	A15	124	DRQ0	
5	PCS0 {USBSEL1}	45	A8	85	A16	125	V _{CC}	
6	PCS1 {USBSEL2}	46	AD3	86	AD6	126	MCS0 {UCSX8}	
7	PCS2	47	AD11	87	AD14	127	MCS1/CAS1	
8	PCS3	48	V _{CC}	88	A17	128	MCS2/CAS0	
9	PCS4 {CLKSEL2}	49	A9	89	A18	129	MCS3/RAS1	
10	PCS5	50	A10	90	A19	130	V _{SS}	
11	PCS6	51	AD4	91	V _{CC}	131	LCS/RAS0	
12	V _{CC}	52	AD12	92	AD7	132	UCS {ONCE}	
13	PCS7	53	V _{SS}	93	AD15	133	V _{CC}	
14	ARDY	54	S6	94	BSIZE8	134	DCE_TCLK_B/ PCM_FSC_B	
15	SRDY	55	<u>82</u>	95	WHB	135	DCE_RCLK_B/ PCM_CLK_B	
16	WR	56	S1	96	WLB	136	DCE_RTR_B	
17	DT/R	57	S0 {USBXCVR}	97	RD	137	DCE_CTS_B/ PCM_TSC_B	
18	DEN/DS	58	RESOUT	98	HLDA {CLKSEL1}	138	DCE_RXD_B/ PCM_RXD_B	
19	ALE	59	V _{CC}	99	HOLD	139	DCE_TXD_B/ PCM_TXD_B	
20	BHE {ADEN}	60	CLKOUT	100	V _{SS}	140	V _{SS}	
21	V _{SS}	61	V _{SS}	101	RSVD_101/UTXDPLS	141	TMROUT0	
22	UCLK/USBSOF/USBSCI	62	QS0	102	RSVD_102/UTXDMNS	142	TMRIN0	
23	RTR_HU/DCE_RTR_D	63	QS1	103	RSVD_103/UXVOE	143	TMROUT1	
24	CTS_HU/DCE_CTS_D/ PCM_TSC_D	64	A11	104	RSVD_104/UXVRCV	144	TMRIN1	
25	RXD_HU	65	A12	105	DRQ1	145	INT6	
26	TXD_HU	66	AD5	106	V _{CC}	146	INT7	
27	V _{CC}	67	AD13	107	INT0	147	INT8/PWD	
28	AD0	68	V _{CC}	108	V _{SS}	148	V _{CC}	
29	AD8	69	A13	109	INT1	149	DCE_TCLK_C/ PCM_FSC_C	
30	A0	70	A14	110	INT2	150	DCE_RCLK_C/ PCM_CLK_C	
31	A1	71	V _{SS}	111	INT3	151	DCE_RTR_C	
32	A2	72	V _{SS} _A	112	INT4	152	DCE_CTS_C/ PCM_TSC_C	
33	V _{SS}	73	X1	113	INT5	153	DCE_RXD_C/ PCM_RXD_C	
34	AD1	74	X2	114	RES	154	DCE_TXD_C/ PCM_TXD_C	
35	AD9	75	USBX1	115	NMI	155	V _{SS}	
36	A3	76	USBX2	116	DCE_TCLK_A/ GCI_FSC_A/ PCM_FSC_A	156	RTR_U/ DCE_RCLK_D/ PCM_CLK_D	
37	A4	77	V _{CC} _A	117	DCE_RCLK_A / GCI_DCL_A/ PCM_CLK_A	157	CTS_U/ DCE_TCLK_D/ PCM_FSC_D	

 Table 1. PQFP Pin Assignments—Sorted by Pin Number¹

Table 1.	PQFP Pin Assignments—Sorted by Pin Number ¹ (Continued)

Pin No.	Name—Left Side	Pin No.	Name—Bottom Side	Pin No.	Name—Right Side	Pin No.	Name—Top Side
38	AD2	78	V _{CC}	118	DCE_RXD_A/GCI_DD_A/ PCM_RXD_A	158	RXD_U/DCE_RXD_D/ PCM_RXD_D
39	AD10	79	V _{CC} _USB	119	DCE_TXD_A/GCI_DU_A/ PCM_TXD_A	159	TXD_U/DCE_TXD_D/ PCM_TXD_D
40	V _{CC}	80	USBD-/UDMNS	120	V _{CC}	160	V _{CC}

Notes:

1. See Table 29, "PIOs Sorted by PIO Number," on page A-8 for PIOs sorted by PIO number.

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	30	CLKOUT	60	MCS3/RAS1	129	USBD-/UDMNS	80
A1	31	CTS_HU/DCE_CTS_D/ PCM_TSC_D	24	NMI 115 L		USBX1	75
A2	32	CTS_U/DCE_TCLK_D/ PCM_FSC_D	157	PCS0 {USBSEL1}	5	USBX2	76
A3	36	DCE_CTS_A/PCM_TSC_A	123	PCS1 {USBSEL2}	6	V _{CC}	12
A4	37	DCE_CTS_B/ PCM_TSC_B	137	PCS2	7	V _{CC}	27
A5	42	DCE_CTS_C/PCM_TSC_C	152	PCS3	8	V _{CC}	40
A6	43	DCE_RCLK_A/ GCI_DCL_A/PCM_CLK_A	117	PCS4 {CLKSEL2}	9	V _{CC}	48
A7	44	DCE_RCLK_B/ PCM_CLK_B	135	PCS5	10	V _{CC}	59
A8	45	DCE_RCLK_C/PCM_CLK_C	150	PCS6	11	V _{CC}	68
A9	49	DCE_RTR_A	122	PCS7	13	V _{CC}	78
A10	50	DCE_RTR_B	136	QS0	62	V _{CC}	91
A11	64	DCE_RTR_C	151	QS1	63	V _{CC}	106
A12	65	DCE_RXD_A/GCI_DD_A/ PCM_RXD_A	118	RD	97	V _{CC}	120
A13	69	DCE_RXD_B/ PCM_RXD_B	138	RES	114		125
A14	70	DCE_RXD_C/ PCM_RXD_C	153	RESOUT	RESOUT 58		133
A15	84	DCE_TCLK_A/ GCI_FSC_A/PCM_FSC_A	116	RSVD_104/UXVRCV	104	V _{CC}	148
A16	85	DCE_TCLK_B/ PCM_FSC_B	134	RSVD_103/UXVOE	103	V _{CC}	160
A17	88	DCE_TCLK_C/ PCM_FSC_C	149	RSVD_102/UTXDMNS	102	V _{CC} _A	77
A18	89	DCE_TXD_A/GCI_DU_A/ PCM_TXD_A	119	RSVD_101/UTXDPLS	101	V _{CC} _USB	79
A19	90	DCE_TXD_B/ PCM_TXD_B	139	RTR_HU/DCE_RTR_D	23	V _{SS}	1
AD0	28	DCE_TXD_C/ PCM_TXD_C	154	RTR_U/DCE_RCLK_D/ PCM_CLK_D	156	V _{SS}	21
AD1	34	DEN/DS	18	RXD_HU	25	V _{SS}	33
AD2	38	DRQ0	124			V _{SS}	41
AD3	46	DRQ1	105	S0 {USBXCVR}	57	V _{SS}	53
AD4	51	DT/R	17	S1	56	V _{SS}	61
AD5	66	HLDA {CLKSEL1}	98	S2	55	V _{SS}	71
AD6	86	HOLD	99	S6	54	V _{SS}	83
AD7	92	INT0	107	SCLK	3	V _{SS}	100
AD8	29	INT1	109	SDATA	4	V _{SS}	108
AD9	35	INT2	110	SDEN	2	V _{SS}	121
AD10	39	INT3	111	SRDY	15	V _{SS}	130

Table 2. Full Frill Assignments—Softed by Signal Name (Continued)								
Signal Name	Pin No.	Signal Name	PinNo.	Signal Name	Pin No.	Signal Name	Pin No.	
AD11	47	INT4	112	TMRIN0	142	V _{SS}	140	
AD12	52	INT5	113	TMRIN1	144	V _{SS}	155	
AD13	67	INT6	145	TMROUT0	141	V _{SS} _A	72	
AD14	87	INT7	146	TMROUT1	143	V _{SS} _USB	82	
AD15	93	INT8/PWD	147	TXD_HU	26	WHB	95	
ALE	19	LCS/RAS0	131	TXD_U/DCE_TXD_D/ PCM_TXD_D	159	WLB	96	
ARDY	14	MCS0 {UCSX8}	126	UCLK/USBSOF/USBSCI	22	WR	16	
BHE {ADEN}	20	MCS1/CAS1	127	UCS {ONCE}	132	X1	73	
BSIZE8	94	MCS2/CAS0	128	USBD+/UDPLS	81	X2	74	

Table 2. PQFP Pin Assignments—Sorted by Signal Name¹ (Continued)

Notes:

1. For PIOs sorted by signal name, refer to Table 30, "PIOs Sorted by Signal Name," on page A-9.

Signal Descriptions

Table 4 on page 14 contains a description of the Am186CC controller signals. Table 3 describes the terms used in Table 4. The signals are organized alphabetically within the following functional groups:

- Bus interface/general-purpose DMA request (page 14)
- Clocks/reset/watchdog timer (page 17)
- No connects (page 18)
- Power and ground (page 19)
- Debug support (page 19)
- Chip selects (page 19)
- DRAM (page 20)
- Interrupts (page 21)
- Programmable I/O (PIOs) (page 22)
- Programmable timers (page 22)
- Asynchronous serial ports (UART and High-Speed UART) (page 22)
- Synchronous serial interface (SSI) (page 23)
- HDLC synchronous communications: channels A–D for Data Communications Equipment (DCE), Pulse-Code Modulation (PCM), and General Circuit Interface (GCI) interfaces (page 23)
- Universal serial bus (USB) (page 26)

For pinstraps, refer to Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.

Table 3. Signal Description Table Definitions

Term	Definition
General to	erms
[]	Pin alternate function; a pin defaults to the signal named without the brackets
{ }	Reset configuration pin (pinstrap)
pin	Refers to the physical wire
reset	An <i>external or power-on reset</i> is caused by asserting RES. An <i>internal reset</i> is initiated by the watchdog timer. A <i>system reset</i> is one that resets the Am186CC controller (the CPU plus the internal peripherals) as well as any external peripherals connected to RESOUT. An external reset always causes a system reset; an internal reset can optionally cause a system reset.
signal	Refers to the electrical signal that flows across a pin
SIGNAL	A line over a signal name indicates that the signal is active Low; a signal name without a line is active High.
Signal typ	bes
В	Bidirectional
Н	High
LS	Programmable to hold last state of pin
0	Totem pole output
OD	Open drain output
OD-O	Open drain output or totem pole output
PD	Internal pulldown resistor
PU	Internal pullup resistor
STI	Schmitt trigger Input
STI-OD	Schmitt trigger input or open drain output
TS	Three-state output

Signal Name	Multiplexed Signal(s)	Туре	Description			
BUS INTERFACE/GENERAL-PURPOSE DMA REQUEST						
A19–A0		0	Address Bus supplies nonmultiplexed memory or I/O addresses to the system one half of a CLKOUT period earlier than the multiplexed address and data bus (AD15–AD0). During bus-hold or reset conditions, the address bus is three- stated with pulldowns. When the lower or upper chip-select regions are configured for DRAM mode, the A19–A0 bus provides the row and column addresses at the appropriate times. The upper and lower memory chip-select ranges can be individually configured for DRAM mode.			
AD15-AD0		В	Address and Data Bus time-multiplexed pins supply memory or I/O addresses and data to the system. This bus can supply an address to the system during the first period of a bus cycle (t ₁). It transmits (write cycle) or receives (read cycle) data to or from the system during the remaining periods of that cycle (t2, t3, and t4). The address phase of these pins can be disabled—see the {ADEN} pin description in Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10. During a reset condition, the address and data bus is three-stated with pulldowns, and during a bus hold it is three-stated. In addition, during a reset the state of the address and data bus pins (AD15– AD0) is latched into the Reset Configuration (RESCON) register. This feature can be used to provide software with information about the external system at reset time.			
ALE	[PIO33]	0	Address Latch Enable indicates to the system that an address appears on the address and data bus (AD15–AD0). The address is guaranteed valid on the falling edge of ALE. ALE is three-stated and has a pulldown resistor during bus-hold or reset conditions.			
ARDY	[PIO8]	STI	Asynchronous Ready is a true asynchronous ready that indicates to the Am186CC controller that the addressed memory space or I/O device will complete a data transfer. The ARDY pin is asynchronous to CLKOUT and is active High. To guarantee the number of wait states inserted, ARDY or SRDY must be synchronized to CLKOUT. If the falling edge of ARDY is not synchronized to CLKOUT as specified, an additional clock period can be added. To always assert the ready condition to the microcontroller, tie ARDY and SRDY High. If the system does not use ARDY, tie the pin Low to yield control to SRDY.			

Table 4. Signal Descriptions

Signal Name	Multiplexed Signal(s)	Type	Description				
BHE	[<u>PIO34]</u> {ADEN}	0	nory access, BHE and the least-significant system which bytes of the data bus (upper, s cycle. The BHE and AD0 pins are encoded as				
			BHE	AD0	a Byte Encoding Type of Bus Cycle		
			0	0	Word transfer		
			0	1	High byte transfer (bits 15–8)		
			1	0	Low byte transfer (bits 7–0)		
			1	1	Refresh		
			require latching. Br conditions. WLB and WHB imp write enables, and bus interface.	IE is three-sta lement the fun they have timin	nains asserted through t_3 and t_W . BHE does not ited with a pullup during bus-hold and reset ctionality of BHE and AD0 for high and low byte ing appropriate for use with the nonmultiplexed cycles when using the multiplexed address and		
001750			data (AD) bus. A re During refresh cycl during the t ₂ , t ₃ , and a refresh cycle. For signal to determine	fresh cycle is es, the AD bus d t_4 phases. Th this reason, th refresh cycles	indicated when both $\overrightarrow{\text{BHE}}$ and AD0 are High. is is driven during the t ₁ phase and three-stated he value driven on the A bus is undefined during he A0 signal cannot be used in place of the AD0 s.		
BSIZE8	-	0	Bus Size 8 is assert indicate a 16-bit cy		t_4 to indicate an 8-bit cycle, or is deasserted to		
DEN	[DS] [PIO30]	0	is asserted during	memory and I/	nable to an external data-bus transceiver. DEN O cycles. DEN is deasserted when DT/R ed with a pullup during bus-hold or reset		
[DS]	DEN PIO30	0	cycle timing. When	used with othe	ere the write cycle timing is identical to the read er control signals, $[\overline{\text{DS}}]$ provides an interface for need for additional system interface logic.		
			data is valid. When	[DS] is asserted	s are valid. When [DS] is asserted on writes, ed on reads, data can be driven on the AD bus.		
			Following a reset, t software to operate		gured as DEN. The pin is then configured by		
DT/R	[PIO29]	0	external data-bus t controller transmits	ransceiver. Wh	tes which direction data should flow through an nen DT/R is asserted High, the Am186CC nis pin is deasserted Low, the controller ed with a pullup during a bus-hold or reset		
DRQ1 [DRQ0]	— PIO9	STI STI	device is ready for	a DMA channe	to the Am186CC controller that an external el to perform a transfer. DRQ1–[DRQ0] are chronized. DRQ1–[DRQ0] are not latched and		
			must remain active				

Signal Name	Multiplexed Signal(s)	Туре	Description
HLDA	{CLKSEL1}	0	Bus-Hold Acknowledge is asserted to indicate to an external bus master that the Am186CC controller has relinquished control of the local bus. When an external bus master requests control of the local bus (by asserting HOLD), the microcontroller completes the bus cycle in progress, then relinquishes control of the bus to the external bus master by asserting HLDA and three-stating S2–S0, AD15–AD0, S6, and A19–A0. The following are also three-stated and have pullups: UCS, LCS, MCS3–MCS0, PCS7–PCS0, DEN, RD, WR, BHE, WHB, WLB, and DT/R. ALE is three-stated and has a pulldown.
			When the external bus master has finished using the local bus, it indicates this to the Am186CC controller by deasserting HOLD. The controller responds by deasserting HLDA.
			If the Am186CC controller requires access to the bus (for example, for refresh), the controller deasserts HLDA before the external bus master deasserts HOLD. The external bus master must be able to deassert HOLD and allow the controller access to the bus. See the timing diagrams for bus hold on page 70.
HOLD	—	STI	Bus-Hold Request indicates to the Am186CC controller that an external bus master needs control of the local bus.
			The Am186CC controller's HOLD latency time—the time between HOLD request and HOLD acknowledge—is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as four bus cycles. This occurs if a DMA word transfer operation is taking place from an odd address to an odd address. This is a total of 16 clock cycles or more if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer. HOLD latency is also potentially increased by DRAM refreshes.
			For more information, see the HLDA pin description.
RD	_	0	Read Strobe indicates to the system that the Am186CC controller is performing a memory or I/O read cycle. RD is guaranteed to not be asserted before the address and data bus is three-stated during the address-to-data transition. RD is three-stated with a pullup during bus-hold or reset conditions.
S6	_	0	Bus Cycle Status Bit 6: This signal is asserted during t_1-t_4 to indicate a DMA- initiated bus cycle or a refresh cycle. S6 is three-stated during bus hold and three-stated with a pulldown during reset.
SRDY	[PIO35]	STI	Synchronous Ready indicates to the Am186CC controller that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active High input synchronized to CLKOUT.
			Using SRDY instead of ARDY allows a relaxed system timing because of the elimination of the one-half clock period required to internally synchronize ARDY. To always assert the ready condition to the microcontroller, tie SRDY High. If the system does not use SRDY, tie the pin Low to yield control to ARDY.

Table 4. Signal Descriptions (Continued)

		Table	4. Signal	De	scriptio	ons (Co	ontinued)
Signal Name	Multiplexed Signal(s)	Туре	Descriptio	Description			
<u>\$2</u> \$1 \$0		0	Bus Cycle Status 2–0 indicate to the system the type of <u>bus</u> cycle in progress. S2 can be used as a logical memory or I/O indicator, and S1 can be used as a data transmit or receive indicator. S2–S0 are three-stated during bus hold and three-stated with a pullup during reset. The S2–S0 pins are encoded as follows:				
			s	2	<u>S1</u>	S0	Bus Status Pins Bus Cycle
					0	0	Reserved
					0	1	Read data from I/O
					1	0	Write data to I/O
					1	1	Halt
			1		0	0	Instruction fetch
			1		0	1	Read data from memory
			1		1	0	Write data to memory
			1		1	1	None (passive)
WLB		0	However, b external ad WHB is ass pin is three WLB is ass	y us dre: serte -sta	sing WHI ss latch t ed with A ted with ed with A	3 and W hat wer D15–AI a pullup D7–AD	formation is provided by BHE, AD0, and WR. /LB, the standard system interface logic and re required are eliminated. D8. WHB is the logical AND of BHE and WR. This o during bus-hold or reset conditions. 0. WLB is the logical AND of AD0 and WR. This o during bus-hold or reset conditions.
WR	[PIO15]	0					system that the data on the bus is to be written to three-stated with a pullup during bus-hold or reset
CLOCKS/RESE	T/WATCHDOG TIM	ER					
CLKOUT		0	CPU mode either the F mode. (See CLKOUT re The DISCL signal. Refe (order #219	sel PLL e Ta ema K bi er to 916)	ect pinst frequence ble 31, "I ins active it in the \$ o the <i>Am</i> o.	aps, {C y or the Reset C e during SYSCO 186 [™] C	ck to the system. Depending on the values of the ELKSEL1} and {CLKSEL2}, CLKOUT operates at a source input frequency during PLL Bypass configuration Pins (Pinstraps)," on page A-10.) g bus-hold or reset conditions. N register can be set to disable the CLKOUT C/CH/CU Microcontrollers Register Set Manual
							cifications not associated with SSI, HDLCs, hronous to CLKOUT.

		Table	4. Signal Descriptions (Continued)	
Signal Name	Multiplexed Signal(s)	Туре	Description	
RES	_	STI	Reset requires the Am186CC controller to perform a reset. When $\overline{\text{RES}}$ is asserted, the controller immediately terminates its present activity, clears its internal logic, and on the deassertion of $\overline{\text{RES}}$, transfers CPU control to the reset address FFFF0h.	
			RES must be asserted for at least 1 ms to allow the internal circuits to stabilize.	
			$\overline{\text{RES}}$ can be asserted asynchronously to CLKOUT because $\overline{\text{RES}}$ is synchronized internally. For proper initialization, V_{CC} must be within specifications, and CLKOUT must be stable for more than four CLKOUT periods during which $\overline{\text{RES}}$ is asserted.	
			If $\overline{\text{RES}}$ is asserted while the watchdog timer is performing a watchdog-timer reset, the external reset takes precedence over the watchdog-timer reset. This means that the RESOUT signal asserts as with any external reset and the WDTCON register will not have the RSTFLAG bit set. In addition, the controller will exit reset based on the external reset timing, i.e., 4.5 clocks after the deassertion of $\overline{\text{RES}}$ rather than 2 ¹⁶ clocks after the watchdog timer timeout occurred.	
			The Am186CC controller begins fetching instructions approximately 6.5 CLKOUT periods after RES is deasserted. This input is provided with a Schmitt trigger to facilitate power-on RES generation via an RC network.	
RESOUT	_	0	Reset Out indicates that the Am186CC controller is being reset (either externally or internally), and the signal can be used as a system reset to reset any external peripherals connected to RESOUT.	
			During an external reset, RESOUT remains active (High) for two clocks after RES is deasserted. The controller exits reset and begins the first valid bus cycle approximately 4.5 clocks after RES is deasserted.	
[UCLK]	[USBSOF] [USBSCI] PIO21	STI	UART Clock can be used instead of the processor clock as the source clock for either the UART or the High-Speed UART. The source clock for the UART and the High-Speed UART are selected independently and both can use the same source.	
USBX1 USBX2	_	STI O	USB Controller Crystal Input (USBX1) and USB Controller Crystal Output (USBX2) provide connections for a fundamental mode, parallel-resonant crystal used by the internal USB oscillator circuit.	
			If the CPU crystal is used to generate the USB clock, USBX1 must be pulled down.	
X1	_	STI	CPU Crystal Input (X1) and CPU Crystal Output (X2) provide connections for a fundamental mode, parallel-resonant crystal used by the internal oscillator	
X2	_	ο	circuit. If an external oscillator is used, inject the signal directly into X1 and leave X2 floating.	
PINSTRAPS (See Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.)				
RESERVED				
RSVD_101	UTXDPLS		RSVD_101–RSVD_104 are reserved unless pinstrap {USBXCVR} is sampled Low on the rising edge of RESET. When reserved, these pins should not be	
RSVD_102	UTXDMNS	-	connected.	
RSVD_103	UXVOE	-		
RSVD_104	UXVRCV			

Table 4. Signal Descriptions (Continued)

	1	Table	4. Signal Descriptions (Continued)				
Signal Name	Multiplexed Signal(s)	Туре	Description				
POWER AND G	ROUND						
V _{CC} (15)	—	STI	Digital Power Supply pins supply power $(+3.3 \pm 0.3 \text{ V})$ to the Am186CC controller logic.				
V _{CC} _A (1)	-	STI	Analog Power Supply pin supplies power (+3.3 \pm 0.3 V) to the oscillators and PLLs.				
V _{CC} _USB (1)	—	STI	USB Power Supply pin supplies power $(+3.3 \pm 0.3 \text{ V})$ to the USB block.				
V _{SS} (15)	—	STI	Digital Ground pins connect the Am186CC controller logic to the system ground.				
V _{SS} _A (1)	—	STI	Analog Ground pin connects the oscillators and PLLs to the system ground.				
V _{SS} _USB (1)	_	STI	USB Ground pin connects the USB block to the system ground.				
DEBUG SUPPO	ORT	1					
QS1-QS0	_	0	Queue Status 1–0 values provide information to the system concerning the interaction of the CPU and the instruction queue. The pins have the following meanings: Queue Status Pins				
			QS1 QS0 Queue Operation				
			0 1 First opcode byte fetched from queue				
			1 0 Queue was initialized				
			1 1 Subsequent byte fetched from queue				
CLKOUT, { <u>CLKS</u> RESOUT, S2–S	SEL2-CLKSEL1}, HL	DA, HO JCSX8}	ators: A19–A0, AD15–AD0, {ADEN}, ALE, ARDY, BHE, BSIZE8, CAS1–CAS0, DLD, ICS, MCS3–MCS0, NMI, {ONCE}, QS1–QS0, RAS1–RAS0, RD, RES, }, V _{CC} , WHB, WLB, WR. See the <i>Am186™CC/CH/CU Microcontrollers User's</i>				
CHIP SELECTS		mation.					
	[RAS0]	0	Lower Memory Chip Select indicates to the system that a memory access is in progress to the lower memory block. The base address and size of the lower memory block are programmable up to 512 Kbyte. LCS can be configured for 8-bit or 16-bit bus size. LCS is three-stated with a pullup resistor during bus-hold or reset conditions.				
[MCS3] MCS2 MCS1	[RAS1] PIO5 [CAS0] [CAS1]	0	Midrange Memory Chip Selects 3–0 indicate to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. The midrange chip selects can be configured for 8-bit or 16-bit bus size. The midrange chip selects are three-stated with pullup resistors during bus-hold or reset conditions.				
[MCS0]	{ UCSX8 } PIO4		[MCS0] can be programmed as the chip select for the entire middle chip select address range.				
			Unlike the $\overline{\text{UCS}}$ and $\overline{\text{LCS}}$ chip selects that operate relative to the earlier timing of the nonmultiplexed A address bus, the $\overline{\text{MCS}}$ outputs assert with the multiplexed AD address and data bus timing.				

		Table	4. Signal Descriptions (Continued)
Signal Name	Multiplexed Signal(s)	Туре	Description
[PCS7]	PIO31	0	Peripheral Chip Selects 7–0 indicate to the system that an access is in
[PCS6]	PIO32		progress to the corresponding region of the peripheral address block (either I/O or memory address space). The base address of the peripheral address block is programmable. PCS7–PCS0 are three-stated with pullup resistors during bus-
[PCS5]	PIO2		hold or reset conditions.
[PCS4]	PIO3 {CLKSEL2}		Unlike the UCS and LCS chip selects that operate relative to the earlier timing of the nonmultiplexed A address bus, the PCS outputs assert with the multiplexed AD address and data bus timing.
PCS3	_		
PCS2	_		
PCS1	[PIO14] {USBSEL2}		
PCS0	[PIO13] {USBSEL1}		
UCS	{ONCE}	0	Upper Memory Chip Select indicates to the system that a memory access is in progress to the upper memory block. The base address and size of the upper memory block are programmable up to 512 Kbytes. UCS is three-stated with a weak pullup during bus-hold or reset conditions.
			The $\overline{\text{UCS}}$ can be configured for an 8-bit or 16-bit bus size out of reset. For additional information, see the {UCSX8} pin description in Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.
			After reset, $\overline{\text{UCS}}$ is active for the 64-Kbyte memory range from F0000h to FFFFh, including the reset address of FFFF0h.
DRAM			
[CAS1]	MCS1	0	Column Address Strobes 1–0 : When either the upper or lower chip select regions are configured for DRAM, these pins provide the column address strobe
[CAS0]	MCS2		signals to the DRAM. The \overline{CAS} signals can be used to perform byte writes in a manner similar to \overline{WHB} and \overline{WLB} , respectively (i.e., $[\overline{CAS0}]$ corresponds to the low byte (\overline{WLB}) and $[\overline{CAS1}]$ corresponds to the high byte (\overline{WHB})).
[RAS1]	[MCS3] PIO5	0	Row Address Strobe 1 : When the upper chip select region is configured to DRAM, this pin provides the row address strobe signal to the upper DRAM bank.
[RAS0]	LCS	0	Row Address Strobe 0 : When the lower chip select region is configured to DRAM, this pin provides the row address strobe signal to the lower DRAM bank.

Table 4. Signal Descriptions (Continued)

Signal Name	Multiplexed Signal(s)	Туре	4. Signal Descriptions (Continued) Description
INTERRUPTS	orgnal(o)		
NMI		STI	Nonmaskable Interrupt indicates to the Am186CC controller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and cannot be masked. The controller always transfers program execution to the location specified by the nonmaskable interrupt vector in the controller's interrupt vector table when NMI is asserted.
			Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an executing NMI interrupt service routine. As with all hardware interrupts, the interrupt flag (IF) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are re-enabled by software in the NMI interrupt service routine (for example, via the STI instruction), the fact that an NMI is currently in service does not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI should not enable the maskable interrupts.
			The board designer is responsible for properly terminating the NMI input.
[INT8]	[PWD] PIO6	STI	Maskable Interrupt Requests 8–0 indicate to the Am186CC controller that an external interrupt request has occurred. If the individual pin is not masked, the controller transfers program execution to the location specified by the associated
[INT7]	PIO7	STI	interrupt vector in the controller's interrupt vector table.
[INT6]	PIO19	STI	Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. The interrupt polarity is programmable. To guarantee interrupt
INT5–INT0	_	STI	recognition for edge-triggered interrupts, the user should hold the interrupt source for a minimum of five system clocks. A second interrupt from the same source is not recognized until after an acknowledge of the first.
			The board designer is responsible for properly terminating the INT8–INT0 inputs.
			015, PIO27, PIO29, PIO30, PIO33, PIO34, and PIO35. (See the <i>Manual</i> , order #21914 for more information.)

Signal Name Multiplexed Signal(s) Type Description PROGRAMMABLE I/O (PIOS) For multiplexed signals see Table 29, "PIOS Sorted by PIO Number," on page A-8 and Table 30, "PIOS Sorted by Signal Name," on page A-9.) B Shared Programmable I/O pins can be programmed with the foll attributes: PIO function (enabled/disabled), direction (input/output) pullup or pulldown. After a reset, the PIO pins default to various configurations. The co "Pin Configuration Following System Reset" in Table 29 on page A Table 30 on page A-9 lists the defaults for the PIOs. Most of the P configured as PIO inputs with pullup after reset. See Table 35 on p detailed termination information for all pins. The system initialization reconfigure any PIO pins as required. PIO5, PIO15, PIO15, PIO27, PIO29, PIO30, and PIO33–PIO35 are capating generating an interrupt on the shared interrupt channel 14. The multiplexed signals ALE, ARDY, BHE, DEN, DT/R, PCS1–PCS WR default to non-PIO operation at reset. PROGRAMMABLE TIMERS [PWD] [INT8] PIO6 STI Pulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating can be calculated by comparing the values in Timer 0 and Timer 1	
PIO47–PIO0 (For multiplexed signals see Table 29, "PIOs Sorted by PIO Number," on page A-8 and Table 30, "PIOS Sorted by Signal Name," on page A-8 and A-9.) B Shared Programmable I/O pins can be programmed with the foll attributes: PIO function (enabled/disabled), direction (input/output) pullup or pulldown. A-9.) After a reset, the PIO pins default to various configurations. The co "Pin Configuration Following System Reset" in Table 29 on page A Table 30 on page A-9 lists the defaults for the PIOs. Most of the P configure as PIO inputs with pullup after reset. See Table 35 on p detailed termination information for all pins. The system initialization reconfigure any PIO pins as required. PIO5, PIO15, PIO27, PIO29, PIO30, and PIO33–PIO35 are capate generating an interrupt on the shared interrupt channel 14. The multiplexed signals ALE, ARDY, BHE, DEN, DT/R, PCS1–PCS WR default to non-PIO operation at reset. The following PIO signals are multiplexed with alternate signals that by emulators: PIO8, PIO15, PIO33, PIO34, and PIO35. Consider a requirements for the alternate signals before using these pins as F PROGRAMMABLE TIMERS [PWD] [INT8] PIO6 STI Pulse-Width Demodulator: If pulse-width demodulation is enable drive [TMRIN0] and [INT8], and [PWD] is inverted internally to drive [TMRIN0] and [PWD] is inverted internally to drive internali interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	
signals see Table 29, "PIOs Sorted by PIO Number," on page A-8 and Table 30, "PIOs Sorted by Signal Name," on page A-9.)attributes: PIO function (enabled/disabled), direction (input/output) pullup or pulldown.After a reset, the PIO pins default to various configurations. The co "Pin Configuration Following System Reset" in Table 29 on page A Table 30 on page A-9 lists the defaults for the PIOs. Most of the P configured as PIO inputs with pullup after reset. See Table 35 on p detailed termination information for all pins. The system initialization reconfigure any PIO pins as required.PIO5, PIO15, PIO27, PIO29, PIO30, and PIO33-PIO35 are capati generating an interrupt on the shared interrupt channel 14.The multiplexed signals ALE, ARDY, BHE, DEN, DT/R, PCS1-PCS WR default to non-PIO operation at reset.PROGRAMMABLE TIMERS[PWD][INT8] PIO6[PWD][INT8] PIO6STIPulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	
Table 30, "PIOs Sorted by Signal Name," on page A-9.) "Pin Configuration Following System Reset" in Table 29 on page A Table 30 on page A-9 lists the defaults for the PIOs. Most of the P configured as PIO inputs with pullup after reset. See Table 35 on p detailed termination information for all pins. The system initialization reconfigure any PIO pins as required. PIO5, PIO15, PIO27, PIO29, PIO30, and PIO33–PIO35 are capable generating an interrupt on the shared interrupt channel 14. The multiplexed signals ALE, ARDY, BHE, DEN, DT/R, PCS1–PCS WR default to non-PIO operation at reset. The following PIO signals are multiplexed with alternate signals that by emulators: PIO8, PIO15, PIO33, PIO34, and PIO35. Consider a requirements for the alternate signals before using these pins as F PROGRAMMABLE TIMERS [PWD] [INT8] PIO6 STI Pulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	
[PWD] [INT8] STI Pulse-Width Demodulator: If pulse-width demodulation is enabled processes a signal through the Schmitt trigger input. [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	A-8 and TO pins are page A-12 for
WR default to non-PIO operation at reset. The following PIO signals are multiplexed with alternate signals that by emulators: PIO8, PIO15, PIO33, PIO34, and PIO35. Consider a requirements for the alternate signals before using these pins as P PROGRAMMABLE TIMERS [PWD] [INT8] PIO6 STI Pulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	ble of
PROGRAMMABLE TIMERS [PWD] [INT8] PIO6 STI Pulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	0, SRDY, and
[PWD] [INT8] STI Pulse-Width Demodulator: If pulse-width demodulation is enable processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	any emulator
PIO6 processes a signal through the Schmitt trigger input. [PWD] is used drive [TMRIN0] and [INT8], and [PWD] is inverted internally to driv and an additional internal interrupt. If interrupts are enabled and T Timer 1 are properly configured, the pulse width of the alternating	
	d internally to ve [TMRIN1] imer 0 and [PWD] signal
In PWD mode, the signals [TMRIN0]/PIO27 and [TMRIN1]/PIO0 ca PIOs. If they are not used as PIOs they are ignored internally.	an be used as
The additional internal interrupt used in PWD mode uses the same channel as [INT7]. If [INT7] is to be used, it must be assigned to the interrupt channel.	
[TMRIN1]PIO0STITimer Inputs 1–0 supply a clock or control signal to the internal A controller timers. After internally synchronizing a Low-to-High trans [TMRIN0][TMRIN0]PIO27STI[TMRIN1]–[TMRIN0], the microcontroller increments the timer. [TM [TMRIN0] must be tied High if not being used. When PIO is enable both, the pin is pulled High internally.	sition on MRIN1]–
[TMRIN1]–[TMRIN0] are driven internally by [INT8]/[PWD] when p demodulation functionality is enabled. The [TMRIN1]–[TMRIN0] pi used as PIOs when pulse-width demodulation is enabled.	
[TMROUT1] PIO1 O Timer Outputs 1–0 supply the system with either a single pulse or waveform with a programmable duty cycle. [TMROUT1]–[TMROUT]	
[TMROUT0] PIO28 O stated during bus-hold or reset conditions.	
ASYNCHRONOUS SERIAL PORTS (UART AND HIGH-SPEED UART)	
UART	
[RXD_U] DCE_RXD_D STI Receive Data UART is the asynchronous serial receive data signal data from the asynchronous serial port to the microcontroller. PIO26 STI Receive Data UART is the asynchronous serial port to the microcontroller.	I that supplies
[TXD_U] [DCE_TXD_D] O Transmit Data UART is the asynchronous serial transmit data sig supplies data to the asynchronous serial port from the microcontrol PIO20	

		4. Signal Descriptions (Continued)
Signal(s)	Туре	Description
[DCE_TCLK_D] [PCM_FSC_D] PIO24	STI	Clear-To-Send UART provides the Clear-to-Send signal from the asynchronous serial port when hardware flow control is enabled for the port. The [CTS_U] signal gates the transmission of data from the serial port transmit shift register. When [CTS_U] is asserted, the transmitter begins transmission of a frame of data, if any is available. If [CTS_U] is deasserted, the transmitter holds the data in the serial port transmit shift register. The value of [CTS_U] is checked only at the beginning of the transmission of the frame. [CTS_U] and [RTR_U] form the hardware handshaking interface for the UART.
DCE_RCLK_D [PCM_CLK_D] PIO25	Ο	Ready-To-Receive UART provides the Ready-to-Receive signal for the asynchronous serial port when hardware flow control is enabled for the port. The [RTR_U] signal is asserted when the associated serial port receive data register does not contain valid, unread data. [CTS_U] and [RTR_U] form the hardware handshaking interface for the UART.
RT		
PIO16	STI	Receive Data High-Speed UART is the asynchronous serial receive data signal that supplies data from the high-speed serial port to the controller.
_	0	Transmit Data High-Speed UART is the asynchronous serial transmit data signal that supplies data to the high-speed serial port from the microcontroller.
[DCE_CTS_D] [PCM_TSC_D] PIO46	STI	Clear-To-Send High-Speed UART provides the Clear-to-Send signal from the high-speed asynchronous serial port when hardware flow control is enabled for the port. The [CTS_HU] signal gates the transmission of data from the serial port transmit shift register. When [CTS_HU] is asserted, the transmitter begins transmission of a frame of data, if any is available. If [CTS_HU] is deasserted, the <u>transmitter</u> holds the data in the serial port transmit shift register. The value of [CTS_HU] is checked only at the beginning of the transmission of the frame. [CTS_HU] and [RTR_HU] form the hardware handshaking interface for the High-Speed UART.
[DCE_RTR_D] PIO47	0	Ready-To-Receive High-Speed UART provides the Ready-to-Receive signal to the high-speed asynchronous serial port when hardware flow control is enabled for the port. The [RTR_HU] signal is asserted when the associated serial port receive data register does not contain valid, unread data. [CTS_HU] and [RTR_HU] form the hardware handshaking interface for the High-Speed UART.
S SERIAL INTERFA	CE (SS	l)
PIO11	0	Serial Clock provides the clock for the synchronous serial interface to allow synchronous transfers between the Am186CC controller and a slave device.
PIO12	В	Serial Data is used to transmit and receive data between the Am186CC controller and a slave device on the synchronous serial interface.
PIO10	0	Serial Data Enable enables data transfers on the synchronous serial interface.
ATA LINK CONTROL	SYNC	HRONOUS COMMUNICATION INTERFACES
A (DCE)		
[GCI_DD_A] [PCM_RXD_A]	STI	DCE Receive Data Channel A is the serial data input pin for the channel A DCE interface.
[GCI_DU_A] [PCM_TXD_A]	OD-O	DCE Transmit Data Channel A is the serial data output pin for the channel A DCE interface.
[GCI_DCL_A] [PCM_CLK_A]	STI	DCE Receive Clock Channel A provides the receive clock to the channel A DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the DCE_TCLK_A pin externally.
		The DCE function is the default at reset, so the board designer is responsible for properly terminating the DCE_RCLK_A input.
	[DCE_TCLK_D] [PCM_FSC_D] PIO24 DCE_RCLK_D [PCM_CLK_D] PIO25 RT PIO16 [DCE_CTS_D] [PCM_TSC_D] PIO46 [DCE_RTR_D] PIO46 S SERIAL INTERFAC PIO11 PIO12 PIO12 PIO10 ATA LINK CONTROL A (DCE) [GCI_DD_A] [PCM_TXD_A] [GCI_DU_A] [PCM_TXD_A] [GCI_DCL_A]	Signal(s)Iype[DCE_TCLK_D] [PCM_FSC_D] PI024STIDCE_RCLK_D [PCM_CLK_D] PI025ODCE_RCLK_D [PCM_CLK_D] PI025ORTO[DCE_CTS_D] [PCM_TSC_D] PI046STI[DCE_RTR_D] PI046O[DCE_RTR_D] PI047OS SERIAL INTERFACE (SS PI011OPI011OS SERIAL INTERFACE (SS PI011OPI012BPI013OI[CCL_DD_A] [PCM_RXD_A]STI[GCI_DU_A] [PCM_TXD_A]STI[GCI_DU_A] [PCM_TXD_A]ODO[GCI_DL_A] [PCM_TXD_A]STI

Table 4. Signal Descriptions (Continued)				
Signal Name	Multiplexed Signal(s)	Туре	Description	
DCE_TCLK_A	[GCI_FSC_A] [PCM_FSC_A]	STI	DCE Transmit Clock Channel A provides the transmit clock to the channel DCE interface. If the same clock is to be used for both transmit and receive, th this pin should be tied to the DCE_RCLK_A pin externally.	
			The DCE function is the default at reset, so the board designer is responsible for properly terminating the DCE_TCLK_A input.	
[DCE_CTS_A]	[PCM_TSC_A] PIO17	STI	DCE Clear To Send Channel A indicates to the channel A DCE interface that an external serial interface is ready to receive data. [DCE_CTS_A] and [DCE_RTR_A] provide the handshaking for DCE Channel A.	
[DCE_RTR_A]	PIO18	0	DCE Ready to Receive Channel A indicates to an external serial interface that the internal channel A DCE interface is ready to accept data. [DCE_CTS_A] and [DCE_RTR_A] provide the handshaking for the channel A DCE interface.	
HDLC Channel	B (DCE)			
[DCE_RXD_B]	[PCM_RXD_B] PIO36	STI	DCE Receive Data Channel B is the serial data input pin for the channel B DCE interface.	
[DCE_TXD_B]	[PCM_TXD_B] PIO37	OD-O	DCE Transmit Data Channel B is the serial data output pin for the channel B DCE interface.	
[DCE_RCLK_B]	[PCM_CLK_B] PIO40	STI	DCE Receive Clock Channel B provides the receive clock to the channel B DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_TCLK_B] pin externally.	
[DCE_TCLK_B]	[PCM_FSC_B] PIO41	STI	DCE Transmit Clock Channel B provides the transmit clock to the channel B DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_RCLK_B] pin externally.	
[DCE_CTS_B]	[PCM_TSC_B] PIO38	STI	DCE Clear To Send Channel B indicates to the channel B DCE interface that an external serial interface is ready to receive data. [DCE_CTS_B] and [DCE_RTR_B] provide the handshaking for the channel B DCE interface.	
[DCE_RTR_B]	PIO39	0	DCE Ready to Receive Channel B indicates to an external serial interface that the internal channel B DCE interface is ready to accept data. [DCE_CTS_B] and [DCE_RTR_B] provide the handshaking for the channel B DCE interface.	
HDLC Channel	C (DCE)			
[DCE_RXD_C]	[PCM_RXD_C] PIO42	STI	DCE Receive Data Channel C is the serial data input pin for the channel C DCE interface.	
[DCE_TXD_C]	[PCM_TXD_C] PIO43	OD-O	DCE Transmit Data Channel C is the serial data output pin for the channel C DCE interface.	
[DCE_RCLK_C]	[PCM_CLK_C] PIO22	STI	DCE Receive Clock Channel C provides the receive clock to the channel C DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_TCLK_C] pin externally.	
[DCE_TCLK_C]	[PCM_FSC_C] PIO23	STI	DCE Transmit Clock Channel C provides the transmit clock to the channel C DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_RCLK_C] pin externally.	
[DCE_CTS_C]	[PCM_TSC_C] PIO44	STI	DCE Clear To Send Channel C indicates to the channel C DCE interface that an external serial interface is ready to receive data. [DCE_CTS_C] and [DCE_RTR_C] provide the handshaking for the channel C DCE interface.	
[DCE_RTR_C]	PIO45	0	DCE Ready to Receive Channel C indicates to an external serial interface that the internal channel C DCE is ready to accept data. [DCE_CTS_C] and [DCE_RTR_C] provide the handshaking for the channel C DCE interface.	
HDLC Channel	D (DCE)			
DCE_RXD_D	[RXD_U] (UART) [PCM_RXD_D] PIO26	STI	DCE Receive Data Channel D is the serial data input pin for the channel D DCE interface.	

Am186[™]CC Communications Controller Data Sheet

Table 4. Signal Descriptions (Continued)				
Signal Name	Multiplexed Signal(s)	Туре	Description	
[DCE_TXD_D]	[TXD_U] (UART) [PCM_TXD_D] PIO20	OD-O	DCE Transmit Data Channel D is the serial data output pin for the channel D DCE interface.	
DCE_RCLK_D	[RTR_U] (UART) [PCM_CLK_D] PIO25	STI	DCE Receive Clock Channel D provides the receive clock to the channel D DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the [DCE_TCLK_D] pin externally.	
[DCE_TCLK_D]	[CTS_U] (UART) [PCM_FSC_D] PIO24	STI	DCE Transmit Clock Channel D provides the transmit clock to the channel D DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the DCE_RCLK_D pin externally.	
[DCE_CTS_D]	[CTS_HU] (High- Speed UART) [PCM_TSC_D] PIO46	STI	DCE Clear To Send Channel D indicates to the channel <u>D</u> <u>DCE</u> interface that an external serial interface is ready to receive data. [DCE_CTS_D] and [DCE_RTR_D] provide the handshaking for DCE Channel D.	
[DCE_RTR_D]	[RTR_HU] (High- Speed UART) PIO47	0	DCE Ready To Receive Channel D indicates to an external serial interface that the internal channel D DCE interface is ready to accept data. [DCE_CTS_D] and [DCE_RTR_D] provide the handshaking for the channel D DCE interface.	
HDLC Channel	A (PCM)			
[PCM_RXD_A]	DCE_RXD_A [GCI_DD_A]	STI	PCM Receive Data Channel A is the serial data input pin for the channel A PCM Highway interface.	
[PCM_TXD_A]	DCE_TXD_A [GCI_DU_A]	O-LS- OD	PCM Transmit Data Channel A is the serial data output pin for the channel A PCM Highway interface.	
[PCM_CLK_A]	DCE_RCLK_A [GCI_DCL_A]	STI	PCM Clock is the single transmit and receive data clock pin for the channel A PCM Highway interface.	
[PCM_FSC_A]	DCE_TCLK_A [GCI_FSC_A]	STI	PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel A PCM Highway interface.	
[PCM_TSC_A]	[DCE_CTS_A] PIO17	OD	PCM Time Slot Control A enables an external buffer device when channel A PCM Highway data is present on the [PCM_TXD_A] output pin in PCM Highwa mode.	
HDLC Channel	В (РСМ)			
[PCM_RXD_B]	[DCE_RXD_B] PIO36	STI	PCM Receive Data Channel B is the serial data input pin for the channel B PCM Highway interface.	
[PCM_TXD_B]	[DCE_TXD_B] PIO37	O-LS- OD	PCM Transmit Data Channel B is the serial data output pin for the channel B PCM Highway interface.	
[PCM_CLK_B]	[DCE_RCLK_B] PIO40	STI	PCM Clock is the single transmit and receive data clock pin for the channel B PCM Highway interface.	
[PCM_FSC_B]	[DCE_TCLK_B] PIO41	STI	PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel B PCM Highway interface.	
[PCM_TSC_B]	[DCE_CTS_B] PIO38	OD	PCM Time Slot Control B enables an external buffer device when channel B PCM Highway data is present on the [PCM_TXD_B] output pin in PCM Highway mode.	
HDLC Channel	C (PCM)			
[PCM_RXD_C]	[DCE_RXD_C] PIO42	STI	PCM Receive Data Channel C is the serial data input pin for the channel C PCM Highway interface.	
[PCM_TXD_C]	[DCE_TXD_C] PIO43	O-LS- OD	PCM Transmit Data Channel C is the serial data output pin for the channel C PCM Highway interface.	
[PCM_CLK_C]	[DCE_RCLK_C] PIO22	STI- O	PCM Clock: For PCM Highway operation, [PCM_CLK_C] is the single transmit and receive data clock input pin for the channel C PCM Highway interface. [PCM_CLK_C] becomes a clock source output when the GCI to PCM Highway clock and frame synchronization conversion are enabled.	

Table 4. Signal Descriptions (Continued)						
Signal Name	Multiplexed Signal(s)	Туре	Description			
[PCM_FSC_C]	[DCE_TCLK_C] PIO23	В	PCM Frame Synchronization Clock: For PCM Highway operation, [PCM_FSC_C] provides the Frame Synchronization Clock input (usually 8 kHz) for the channel C PCM Highway interface. [PCM_FSC_C] becomes a frame synchronization source output when the GCI to PCM Highway clock and frame synchronization conversion are enabled.			
[PCM_TSC_C]	[DCE_CTS_C] PIO44	OD	PCM Time Slot Control C enables an external buffer device when channel C PCM Highway data is present on the [PCM_TXD_C] output pin in PCM Highway mode.			
HDLC Channel	D (PCM)	•	•			
[PCM_RXD_D]	[RXD_U] (UART) DCE_RXD_D PIO26	STI	PCM Receive Data Channel D is the serial data input pin for the channel D PCM Highway interface.			
[PCM_TXD_D]	[TXD_U] (UART) [DCE_TXD_D] PIO20	O-LS- OD		PCM Transmit Data Channel D is the serial data output pin for the channel D PCM Highway interface.		
[PCM_CLK_D]	[RTR_U] (UART) DCE_RCLK_D PIO25	STI		lock is the sing ighway interfac		d receive data clock pin for the channel D
[PCM_FSC_D]	[CTS_U] (UART) [DCE_TCLK_D] PIO24	STI		PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel D PCM Highway interface.		
[PCM_TSC_D]	[CTS_HU] (High- Speed UART) [DCE_CTS_D] PIO46	OD	PCM Time Slot Control D enables an external buffer device when channel D PCM Highway data is present on the [PCM_TXD_D] output pin in PCM Highway mode.			
HDLC Channel	A (GCI)	•	•			
[GCI_DD_A]	DCE_RXD_A [PCM_RXD_A]	B- OD	GCI Da interfac		n is the serial	data input pin for the channel A GCI
[GCI_DU_A]	DCE_TXD_A [PCM_TXD_A]	B- OD	GCI Data Upstream is the serial data output pin for the channel A GCI interface.			
[GCI_DCL_A]	DCE_RCLK_A [PCM_CLK_A]	STI	GCI Data Clock is the single transmit and receive channel A GCI data clock input generated by an upstream device. The data clock frequency must be twice the data rate.			
[GCI_FSC_A]	DCE_TCLK_A [PCM_FSC_A]	STI	GCI Frame Synchronization Clock provides the 8-kHz Frame Synchronization Clock input for the channel A GCI interface generated by an upstream device.			
UNIVERSAL SE	RIAL BUS					
[UDMNS] [UDPLS]	USBD- USBD+	STI STI	USB External Transceiver Gated Differential Plus and USB External Transceiver Gated Differential Minus are inputs from the external USB transceiver used to detect single-ended zero and error conditions. The signals have the following meanings: USB External Transceiver Signals			
				UDPLS	UDMNS	Status
				0	0	Single-Ended Zero (SE0)
				0	1	Full speed
				1	0	Reserved
				1	1	Error
USBD+	[UDPLS]	В				ferential Minus form the bidirectional
USBD-	[UDMNS]	В				port. The pins form a differential pair that connector without an external transceiver.

Table 4. Signal Descriptions (Continued)				
Signal Name	Multiplexed Signal(s)	Туре	Description	
[USBSCI]	[UCLK] [USBSOF] PIO21	STI	USB Sample Clock Input is used to synchronize an external clock to the internal USB peripheral controller for isochronous transfers.	
[USBSOF]	[UCLK] [USBSCI] PIO21	0	USB Start of Frame is a 1-kHz frame pulse used to synchronize USB isochronous transfers to an external device on a frame-by-frame basis.	
UTXDMNS	RSVD_102	0	USB External Transceiver Differential Minus is an output that drives the external transceiver differential driver minus input.	
UTXDPLS	RSVD_101	0	USB External Transceiver Differential Plus is an output that drives the external transceiver differential driver plus input.	
UXVOE	RSVD_103	0	USB External Transceiver Transmit Output Enable is an output that enables the external transceiver. UXVOE signals the external transceiver that USB data is being output by the Am186CC USB controller. When Low, this pin enables the transceiver output; when High, this pin enables the receiver.	
UXVRCV	RSVD_104	STI	USB External Transceiver Differential Receiver is a data input received from the external transceiver differential receiver.	

ARCHITECTURAL OVERVIEW

The architectural goal of the Am186CC microcontroller is to provide comprehensive communications features on a processor running the widely known x86 instruction set. The Am186CC microcontroller combines four HDLC channels, a USB peripheral controller, and general communications peripherals with the Am186 microcontroller. This highly integrated microcontroller provides system cost and performance advantages for a wide range of communications applications. Figure 1 is a block diagram of the Am186CC microcontroller, followed by sections providing an overview of the features of the Am186CC microcontroller.




Figure 1. Am186CC Controller Block Diagram

Detailed Description

- Universal Serial Bus (USB) peripheral controller works with a wide variety of USB devices
 - Implements high-speed 12-Mbit/s device function
 - Allows an unlimited number of device descriptors
 - Supports a total of six endpoints: one control endpoint; one interrupt endpoint; four data endpoints that can be either bulk or isochronous, IN or OUT
 - Two data endpoints have 16-byte FIFOs; two data endpoints have 64-byte FIFOs
 - Fully integrated differential driver directly supports the USB interface (D+, D–)
 - Specialized hardware supports adaptive isochronous data streams
 - General-purpose DMA and SmartDMA[™] channels supported
- Four independent High-level Data Link Control (HDLC) channels support a wide range of external interfaces
 - External interface connection for HDLCs can be PCM Highway, GCI, or raw DCE

- Data rate of up to 10 Mbit/s
- Receive and transmit FIFOs
- Support for HDLC, Synchronous Data Link Control (SDLC), Line Access Procedure Balanced (LAP-B), Line Access Procedure D (LAP-D), Point-to-Point Protocol (PPP), and v.120 (support of v.110 in transparent mode)
- Two dedicated buffer descriptor ring SmartDMA channels per HDLC
- One independent time-slot assigner per HDLC
- Clear to Send/Ready to Receive (CTS/RTR) hardware handshaking and auto-enable operation
- Collision detection for multidrop applications
- Transparency mode
- Address comparison on receive
- Flag or mark idle operation

Four independent Time Slot Assigners (TSAs) provide flexible time slot allocation

- Allows isolation of Time Division Multiplexed (TDM) time slot of choice from a variety of TDM carriers
- Up to 4096 sequential bits isolated
- TDM bus can have up to 512 8-bit time slots
- Start bit and stop bit times identify isolated portion of TDM frame
- 12-bit counters define the start/stop bit times as the number of bits after frame synchronization
- Entire frame down to 1 bit per frame can be isolated

■ 12 Direct Memory Access (DMA) channels

- Eight buffer descriptor ring SmartDMA channels for the four HDLC channels and, optionally, USB bulk and isochronous endpoints
- Four general-purpose DMAs support the two integrated asynchronous serial ports and/or USB endpoints. Two DMA channels have external DMA request inputs

High-speed asynchronous serial interface provides enhanced UART functions

- Capable of sustained operation at 460 Kbaud
- 7-, 8-, or 9-bit data transfers
- FIFOs to support high-speed operation
- DMA support available
- Automatic baud rate detection that allows emulation of a Hayes AT-compatible modem
- Independent baud generator with clock input source programmable to use CPU or external clock input pin
- Asynchronous serial interface (UART)
 - 7-, 8-, or 9-bit data transfers
 - DMA support available

- Independent baud generator with clock input source programmable to use CPU or external clock input pin
- General Circuit Interface (GCI) provides IOM-2 Terminal Mode connection
 - Glueless connection between the Am186CC microcontroller and GCI-based ISDN transceiver devices, such as the Am79C30/Am79C32
 - Four-pin GCI connection
 - Terminal mode operation
 - Slave mode with pin reversal
 - Telecom IC (TIC) bus support for D channel arbitration and collision detection
 - Support for one Monitor and two Command/ Indicate channels
 - Clock and Frame Sync conversion for PCM Highway coder-decoders (codecs)
- Synchronous Serial Interface (SSI) provides half-duplex, bidirectional interface to highspeed peripherals
 - Useful with many telecommunication interface peripherals such as codecs, line interface units, and tranceivers
 - Selectable device-select polarity
 - Selectable bit shift order on transmit and receive
 - Glueless connection to AMD Subscriber Line Audio Processing Circuit (SLAC[™]) devices
- Clocking options offer high flexibility
 - Separate crystal oscillator inputs for system and USB clock sources
 - CPU can run in 1x, 2x, or 4x mode
 - USB can run in 2x or 4x mode
 - USB can run from system clock if running at 48 MHz, allowing entire system to run from one 12-MHz or 24-MHz crystal

Am186 Embedded CPU

All members of the Am186 family, including the Am186CC microcontroller, are compatible with the original industry-standard 186 parts, and build on the same core set of 186 registers, I/O space, address generation, instruction set, segments, data types, and addressing modes.

Memory Organization

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of 64K (2¹⁶) 8-bit bytes. Memory is addressed using a two-component address consisting of a 16-bit segment value and a 16-bit offset. The 16-bit segment values are contained in one of four internal segment registers (CS, DS, SS, or ES). The physical address is calculated by shifting the segment value left by 4 bits

and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 2 on page 30). This allows for a 1-Mbyte physical address size.

All instructions that address operands in memory must specify the segment value and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 5 on page 30).

I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions (IN, INS and OUT, OUTS) address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX register. Eight-bit port addresses are zeroextended such that A15–A8 are Low.






Table 5.	Segment Register Selection Rules
----------	----------------------------------

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule	
Instructions	Code (CS)	Instructions (including immediate data)	
Local Data	Data (DS)	All data references	
Stack	Stack (SS)	All stack pushes and pops; any memory references that use the BP register	
External Data (Global)	Extra (ES)	All string instruction references that use the DI register as an index	

Serial Communications Support

The Am186CC microcontroller supports eight serial interfaces. This includes four HDLC channels, a USB peripheral controller, two UARTs, and a synchronous serial interface.

Universal Serial Bus

The Am186CC microcontroller includes a highly flexible integrated USB peripheral controller that lets designers implement a variety of microcontroller-based USB peripheral devices for telephony, audio, and other high-end applications. This integrated USB peripheral controller can provide a significant system-cost reduction compared to other platforms that require a separate USB controller.

The Am186CC microcontroller can be used in selfpowered USB peripherals that use the full-speed signalling rate of 12 Mbit/s. The USB low-speed rate (1.5 Mbit/s) is not supported. An integrated USB transceiver is provided to minimize system device count and cost, but an external transceiver can be used instead, if necessary. The USB controller does not support USB host or hub functions. However, the Am186CC microcontroller can be used to implement USB peripheral functions in a device that also contains separate USB hub circuitry.

In addition, the Am186CC USB controller supports the following:

- An unlimited number of device descriptors
- A total of 6 endpoints: 1 control endpoint, 1 interrupt endpoint, and 4 data endpoints that can be configured as control, interrupt, bulk, or isochronous. The interrupt, bulk, and isochronous endpoints can be configured for the IN or OUT direction.
- Two data endpoints have 16-byte FIFOs; two data endpoints have 64-byte FIFOs
- Fully integrated differential driver, which supports the USB interface directly
- Specialized hardware, which supports adaptive isochronous data streams and automatically synchronizes with HDLC data streams
- General-purpose DMA and SmartDMA channels

Four HDLC Channels and Four TSAs

The Am186CC microcontroller provides four HDLC channels that support the HDLC, SDLC, LAP-B, LAP-D, PPP, and v.120 protocols. The HDLC channels can also be used in transparent mode to support v.110. Each HDLC channel can connect to an external serial interface directly (nonmultiplexed mode), or can pass through a TSA (multiplexed mode). The flexible interface multiplexing arrangement allows each HDLC channel to have its own external raw DCE or PCM highway interface, share the GCI interface with up to two other channels, share a common PCM highway or other time TDM bus with three or more channels, or work in some combination.

Each HDLC channel's independent TSA allows it to extract a subset of data from a TDM bus. The entire frame, or as little as 1 bit per frame, can be extracted.

Twelve-bit counters define the start/stop bit times as the number of bits after frame synchronization. The time slot can be an arbitrary number of bits up to 4096 bits. Start bit and stop bit times identify the isolated portion of the TDM frame. Support of less than eight bits per time slot, or *bit slotting*, allows isolation of from one to eight bits in a single time slot, providing a convenient way to work with D-channel data. Each TDM bus can have up to 512 8-bit time slots. Support of these features allows interoperation with PCM highway, E1, IOM-2, T1, and other TDM buses.

The HDLC channels have features that make the Am186CC microcontroller an attractive device for use where general HDLC capability is required. These features include CTS/RTR hardware handshaking and auto-enable operation, collision detection for multidrop applications, transparency mode, address comparison on receive, flag or mark idle operation, two dedicated buffer descriptor ring SmartDMA channels per HDLC, transmit and receive FIFOs, and full-duplex data transfer. Each TSA channel can support a burst data rate to/from the HDLC of up to 10 Mbit/s in both raw DCE and PCM Highway modes, and up to 768 Kbit/s in GCI mode. Total system data throughput is highly dependent on the amount of per-packet and per-byte CPU processing, the rate at which packets are being sent, and other CPU activity.

When combined with the TSAs, the HDLC channels can be used in a wide variety of applications such as ISDN basic rate interface (BRI) and primary rate interface (PRI) B and D channels, PCM highway, X.25, Frame Relay, and other proprietary Wide Area Network (WAN) connections.

General Circuit Interface

The General Circuit Interface (GCI) is an interface specification developed jointly by Alcatel, Italtel, GPT, and Siemens. This specification defines an industrystandard serial bus for interconnecting telecommunications integrated circuits. The standard covers linecard, NT1, and terminal architectures for ISDN applications. The Am186CC microcontroller supports the terminal version of GCI.

The Am186CC GCI interface provides a glueless connection between the Am186CC microcontroller and GCI/IOM-2 based ISDN transceiver devices, such as the AMD Am79C30 or Am79C32. The Am186CC microcontroller GCI interface provides a 4-pin connection to the transceiver device. The Am186CC microcontroller also allows conversion of the GCI clock and frame synchronization into a format usable by PCM codecs, allowing PCM codecs to be used directly with GCI/IOM-2 transceivers. Additional GCI features include slave mode with pin reversal, Terminal Interchip Communication (TIC) bus support for D channel arbitration and collision detection, and support for one Monitor and two Command/Indicate channels.

Eight SmartDMA™ Channels

The Am186CC microcontroller provides a total of 12 DMA channels. Eight of these channels are SmartDMA channels, which provide a method for transmission and reception of data across multiple memory buffers and a sophisticated buffer-chaining mechanism. These channels are always used in pairs: transmitter and receiver. The transmit channels can only transfer data from memory to a peripheral; the receive channels can only transfer data from a peripheral to memory.

Four of the channels (two pairs) are dedicated for use with two of the on-board HDLC channels. The remaining four SmartDMA channels (two pairs) can support either the third or fourth HDLC channel or USB endpoints A, B, C, or D.

In addition to the eight SmartDMA channels, the Am186CC microcontroller provides four generalpurpose DMA channels. For more information about the four general-purpose DMA channels, refer to "Four General-Purpose DMA Channels" on page 32.

Two Asynchronous Serial Ports

The Am186CC microcontroller has two asynchronous serial ports (a UART and a High-Speed UART) that provide full-duplex, bidirectional data transfer at speeds of up to 115.2 Kbit/s or up to 460 Kbit/s, respectively. The High-Speed UART has 16-byte transmit and 32-byte receive FIFOs, special-character matching, and automatic baud-rate detection, which is suitable for implementation of a Hayes-compatible modem interface to a host PC. A lower speed UART is also available that is typically used for a low baud-rate system configuration port or debug port. Each of these UARTs can derive its baud rate from the system clock or from a separate baud-rate generator clock input. Both UARTs support 7-, 8-, or 9-bit data transfers;

address bit generation and detection in 7- or 8-bit frames; one or two stop bits; even, odd, or not parity; break generation and detection; hardware flow control; and DMA to and/or from the serial ports using the general-purpose DMA channels.

Synchronous Serial Port

The Am186CC microcontroller includes one SSI, which provides a half-duplex, bidirectional, communications interface between the Am186CC microcontroller and other system components. This interface is typically used by the Am186CC microcontroller to monitor the status of other system devices and/or to configure these devices under software control. In a communications application, these devices could be system components such as audio codecs, line interface units, and transceivers. The SSI supports data transfer speeds of up to 25 Mbit/s with a 50-MHz system clock.

The Am186CC SSI port operates as an interface master, with the other attached devices acting as slave devices. Using this protocol, the Am186CC microcontroller sends a command byte to the attached device, and then follows that with either a read or write of a byte of data.

The SSI port consists of three I/O pins: an enable (SDEN), a clock (SCLK), and a bidirectional data pin (SDATA). SDEN can be used directly as an enable for a single attached device. When more than one device requires control via the SSI, PIOs can be used to provide enable pins for those devices.

The Am186CC SSI is, in general, software compatible with software written for the Am186EM SSI. (Additional features have been added to the Am186CC SSI implementation.) In addition, the Am186CC microcontroller features the additional capability of selecting the polarity of the SCLK and SDEN pins, as well as the shift order of bits on the SDATA pin (leastsignificant-bit first versus most-significant-bit first). The Am186CC SSI port also offers a programmable clock divisor (dividing the clock from 2 to 256 in power of 2 increments), a bidirectional transmit/receive shift register, and direct connection to AMD SLAC devices.

System Peripherals

Interrupt Controller

The Am186CC microcontroller features an interrupt controller, which arranges the 36 maskable interrupt requests by priority and presents them one at a time to the CPU. In addition to interrupts managed by the interrupt controller, the Am186CC microcontroller supports eight nonmaskable interrupts—an external or internal nonmaskable interrupt (NMI), a trace interrupt, and software interrupts and exceptions. The Am186CC interrupt controller supports 36 maskable interrupt sources through the use of 15 channels. Because of this, most channels support multiple interrupt sources. These channels are programmable to support the external interrupt pins and/ or various peripheral devices that can be configured to generate interrupts. The 36 maskable interrupt sources include 19 internal sources and 17 external sources.

Four General-Purpose DMA Channels

The Am186CC microcontroller provides a total of 12 DMA channels. Four of the channels are general purpose and can be used for data transfer between memory and I/O spaces (i.e., memory-to-I/O or I/O-tomemory) or within the same space (i.e., memory-tomemory or I/O-to-I/O). In addition, the Am186CC microcontroller supports data transfer between peripherals and memory or I/O. On-chip peripherals that support general-purpose DMA are Timer 2, the two asynchronous serial ports (UART and High-Speed UART), and the USB controller. External peripherals support DMA transfers through the external DMA request pins. Each general-purpose channel can accept synchronized DMA requests from one of four sources: the DMA request pins (DRQ1-DRQ0), Timer 2, the UARTs, or the USB controller. In addition to the four general-purpose channels, the Am186CC microcontroller provides eight SmartDMA channels. For more information about the eight SmartDMA channels, refer to "Eight SmartDMA™ Channels" on page 31.

48 Programmable I/O Signals

The Am186CC microcontroller provides 48 userprogrammable input/output signals (PIOs). Each of these signals shares a pin with at least one alternate function. If an application does not need the alternate function, the associated PIO can be used by programming the PIO registers.

If a pin is enabled to function as a PIO signal, the alternate function is disabled and does not affect the pin. A PIO signal can be configured to operate as an input or output, with or without internal pullup or pulldown resistors (pullup or pulldown depends on the pin configuration and is not user-configurable), or as an open-drain output. Additionally, eight PIOs can be configured as external interrupt sources.

Three Programmable Timers

There are three 16-bit programmable timers in the Am186CC microcontroller. Timers 0 and 1 are highly versatile and are each connected to two external pins (each one has an input and an output). These two timers can be used to count or time external events that drive the timer input pins. Timers 0 and 1 can also be used to generate nonrepetitive or variable-duty-cycle waveforms on the timer output pins.

Timer 2 is not connected to any external pins. It can be used by software to generate interrupts, or it can be polled for real-time coding and time-delay applications. Timer 2 can also be used as a prescaler to Timer 0 and Timer 1, or as a DMA request source.

The source clock for Timer 2 is one-fourth of the system clock frequency. The source clock for Timers 0 and 1 can be configured to be one-fourth of the system clock, or they can be driven from their respective timer input pins. When driven from a timer input pin, the timer is counting the "event" of an input transition.

The Am186CC microcontroller also provides a pulse width demodulation (PWD) option so that a toggling input signal's Low state and High state durations can be measured.

Hardware Watchdog Timer

The Am186CC microcontroller provides a full-featured watchdog timer, which includes the ability to generate Non-Maskable Interrupts (NMIs), microcontroller resets, and system resets when the timeout value is reached. The timeout value is programmable and ranges from 2¹⁰ to 2²⁶ processor clocks.

The watchdog timer is used to regain control when a system has failed due to a software error or to failure of an external device to respond in the expected way. Software errors can sometimes be resolved by recapturing control of the execution sequence via a watchdog-timer-generated NMI. When an external device fails to respond, or responds incorrectly, it may be necessary to reset the controller or the entire system, including external devices. The Am186CC watchdog timer provides the flexibility to support both NMI and reset generation.

Memory and Peripheral Interface

System Interfaces

The Am186CC bus interface controls all accesses to the peripheral control block (PCB), memory-mapped and I/O-mapped external peripherals, and memory devices. Internal peripherals are accessed by the bus interface through the PCB.

The Am186CC bus interface features programmable bus sizing; individually selectable chip selects for the upper (\overline{UCS}) memory space, lower (\overline{LCS}) memory space, all non- \overline{UCS} , non- \overline{LCS} and I/O memory spaces; separate byte-write enables; and boot option from an 8or 16-bit device.

The integrated peripherals are controlled by 16-bit read/write registers. The peripheral registers are contained within an internal 1-Kbyte control block. At reset, the base of the PCB is set to FC00h in I/O space. The registers are physically located in the peripheral devices they control, but they are addressed as a single 1-Kbyte block. For registers, refer to the $Am186^{TM}CC/$

CH/CU Microcontrollers Register Set Manual (order #21916).

Accesses to the PCB should be performed by direct processor actions. The use of DMA to write or read from the PCB results in unpredictable behavior, except where explicit exception is made to support a peripheral function, such as the High-Speed UART transmit and receive data registers.

The 80C186 and 80C188 microcontrollers use a multiplexed address and data (AD) bus. The address is present on the AD bus only during the t_1 clock phase. The Am186CC microcontroller continues to provide the multiplexed AD bus and, in addition, provide a nonmultiplexed address (A) bus. The A bus provides an address to the system for the complete bus cycle (t_1 - t_4). During refresh cycles, the AD bus is driven during the t_1 phase and the values are unknown during the t_2 , t_3 , and t_4 phases. The value driven on the A bus is undefined during a refresh cycle.

The nonmultiplexed address bus (A19–A0) is valid onehalf CLKOUT cycle in advance of the address on the AD bus. When used with the modified UCS and LCS outputs and the byte write enable signals, the A19–A0 bus provides a seamless interface to SRAM, DRAM, and Flash/EPROM memory systems.

For systems where power consumption is a concern, it is possible to disable the address from being driven on the AD bus on the Am186CC microcontroller during the normal address portion of the bus cycle for accesses to upper (UCS) and/or lower (LCS) address spaces. In this mode, the affected bus is placed in a highimpedance state during the address portion of the bus cycle. This feature is enabled through the DA bits in the Upper Memory Chip Select (UMCS) and Lower Memory Chip Select (LMCS) registers.

When address disable is in effect, the number of signals that assert on the bus during all normal bus cycles to the associated address space is reduced, thus decreasing power consumption, reducing processor switching noise, and preventing bus contention with memory devices and peripherals when operating at high clock rates.

If the ADEN pin is asserted during processor reset, the value of the DA bits in the UMCS and LMCS registers is ignored and the address is driven on the AD bus for all accesses, thus preserving the industry-standard 80C186 and 80C188 microcontrollers' multiplexed address bus and providing support for existing emulation tools. For registers, refer to the $Am186^{TM}CC/CH/CU$ *Microcontrollers Register Set Manual* (order #21916).

Figure 3 on page 35 shows the affected signals during a normal read or write operation. The address and data are multiplexed onto the AD bus.

Figure 4 on page 36 shows a bus cycle when address bus disable is in effect, which causes the AD bus to operate in a nonmultiplexed data-only mode. The A bus has the address during a read or write operation.

Bus Interface Unit

The bus interface unit controls all accesses to external peripherals and memory devices. External accesses include those to memory devices, as well as those to memory-mapped and I/O-mapped peripherals and the peripheral control block. The Am186CC microcontroller provides an enhanced bus interface unit with the following features:

- Nonmultiplexed address bus
- Separate byte write enables for high and low bytes
- Output enable

The standard 80C186/80C188 multiplexed address and data bus requires system interface logic and an external address latch. On the Am186CC microcontroller, byte write enables and a nonmultiplexed address bus can reduce design costs by eliminating this external logic.

Nonmultiplexed Address Bus

The nonmultiplexed address bus (A19-A0) is valid onehalf CLKOUT cycle in advance of the address on the <u>AD</u> bus. When used in conjunction with the modified UCS and LCS outputs and the byte write enable signals, the A19-A0 bus provides a seamless interface to external SRAM, and Flash memory/EPROM systems.

Byte Write Enables

The Am186CC microcontroller provides the \overline{WHB} (Write High Byte) and \overline{WLB} (Write Low Byte) signals that act as byte write enables.

WHB is the logical OR of BHE and WR. WHB is Low when both BHE and WR are Low. WLB is the logical OR of A0 and WR. WLB is Low when A0 and WR are both Low.

The byte write enables are driven with the nonmultiplexed address bus as required for the write timing requirements of common SRAMs.

Output Enable

The Am186CC microcontroller provides the RD (Read) signal which acts as an output enable for memory or peripheral devices. The RD signal is Low when a word or byte is read by the Am186CC microcontroller.

DRAM Support

To support DRAM, the Am186CC microcontroller has a fully integrated DRAM controller that provides a glueless interface to 25–70-ns Extended Data Out (EDO) DRAM. (EDO DRAM is sometimes called Hyper-Page Mode DRAM.) Up to two banks of 4-Mbit (256 Kbit x 16 bit) DRAM can be accessed. Page Mode DRAM, Fast Page

Mode DRAM, Asymmetrical DRAM, and 8-bit wide DRAM are not supported. The Am186CC microcontroller includes a glueless DRAM interface providing zero-wait state operation at up to 50 MHz with 40-ns DRAM. This allows designs requiring larger amounts of memory to save system cost over SRAM designs by taking advantage of low DRAM memory costs.

The DRAM interface uses various chip select pins to implement the RAS/CAS interface required by DRAMs. The Am186CC DRAM controller drives the RAS/CAS interface appropriately during both normal memory accesses and during refresh. All signals required are generated by the Am186CC microcontroller and no external logic is required.

The DRAM multiplexed address pins are connected to the Am186CC microcontroller's odd address pins, starting with A1 on the Am186CC microcontroller connecting to MA0 on the DRAM. The correct row and column addresses are generated on these odd address pins during a DRAM access.

The RAS pins are multiplexed with $\overline{\text{LCS}}$ and $\overline{\text{MCS3}}$, allowing a DRAM bank to be present in either high or low memory space. The MCS2 and MCS1 function as the upper and lower CAS pins, respectively, and define which byte of data in a 16-bit DRAM is being accessed.

The Am186CC microcontroller supports the most common DRAM refresh option, CAS-Before-RAS. All refresh cycles contain three wait states to support the DRAMs at various frequencies. The DRAM controller never performs a burst access. All accesses are single accesses to DRAM. If the PCS chip selects are decoded to be in the DRAM address range, PCS accesses take precedence over the DRAM.

Chip Selects

The Am186CC microcontroller provides six chip select outputs for use with memory devices and eight more for use with peripherals in either memory or I/O space. The six memory chip selects can be used to address three memory ranges. Each peripheral chip select addresses a 256-byte block offset from a programmable base address.


The Am186CC microcontroller can be programmed to sense a ready signal for each of the peripheral or memory chip select lines. A bit in each chip select control register determines whether the external ready signal is required or ignored.

The chip selects can control the number of wait states inserted in the bus cycle. Although most memory and peripheral devices can be accessed with three or less wait states, some slower devices cannot. This feature allows devices to use wait states to slow down the bus. The chip select lines are active for all memory and I/O cycles in their programmed areas, whether they are generated by the CPU or by the integrated DMA unit.

General enhancements over the original 80C186 include bus mastering (three-state) support for all chip selects and activation only when the associated register is written, not when it is read.

Clock Control

The processor supports clock rates from 16 to 50 MHz using an integrated crystal oscillator and PLL. Commercial and industrial temperature ratings are available. Separate crystal oscillator inputs are provided for the USB and CPU. Flexibility is provided to run the entire device from a 12-, or 24-MHz crystal when the USB is in use. The CPU can run in 1x, 2x, or 4x mode; USB can run in 2x or 4x mode.






Figure 4. Am186CC Controller—Address Bus Disable In Effect

In-Circuit Emulator Support

Because pins are an expensive resource, many play a dual role, and the programmer selects PIO operation or an alternate function. However, a pin configured to be a PIO may also be required for emulation support. Therefore, it is important that before a design is committed to hardware, a user should contact potential emulator suppliers for a list of their emulator's pin requirements. The following PIO signals are multiplexed with alternate signals that may be used by emulators: PIO8, PIO15, PIO33–PIO35.

APPLICATIONS

The Am186CC microcontroller, with its integrated HDLC, USB, and other communications features, provides a highly integrated, cost-effective solution for a wide range of telecommunications and networking applications.

- ISDN Modems and Terminal Adapters: Nextgeneration ISDN equipment requires USB (or High-Speed UART capability), in addition to three channels of HDLC.
- Low-End Routers: ISDN to Ethernet-based personal routers, often used for connections in Small Office/Home Office (SOHO) environments, require three channels of HDLC, as well as the high performance of a 16-bit controller.
- Linecard Applications: Typically, linecards used in Central Offices (COs), PABX equipment, and other telephony applications require one or two channels of HDLC. Linecard manufacturers are moving to more lines per card for analog POTS as a means of cost reduction. This, and digital linecards for support of ISDN, often require higher performance than existing 8-bit devices can offer. The Am186CC microcontroller is an ideal solution for these applications because it integrates much of the necessary glue logic while providing higher performance.
- xDSL Applications: Today's xDSL applications, such as high-speed ADSL modems, require data handling of 2 Mbit/s or greater and can take advantage of the USB interface for easy connectivity to the PC.
- Digital Corded Phones: Typical digital telephone applications use up to three channels of HDLC and may use USB for merged PC telephony applications.
- Industrial Control: Embedded x86 processors have long been used in the industrial control market. These applications often require a robust, highperformance processor solution with one or two channels of HDLC.

The Am186CC microcontroller was designed to minimize conflicts. In most cases, pin conflict is avoided. For example, if the ALE signal is required for multiplex bus support, then it would not be programmed as PIO33. If the multiplexed AD bus is not used, then ALE can be programmed as a PIO pin. If the multiplexed bus is not in use, then the emulator does not require the ALE signal. However, an emulator is likely to always use the de-multiplexed address, regardless of how the AD bus is programmed.


- USB Peripheral Devices: These devices will become more common as the PC market embraces the USB protocol. In addition to implementing communications device class systems such as an ISDN terminal adapter, the USB controller makes the Am186CC microcontroller suitable for certain PC desktop applications such as a USB camera interface, ink-jet printers, and scanners.
- General Communications Applications: The Am186CC microcontroller will also find a home in general embedded applications, because many devices will incorporate communications capability in the future. Many designs are adding HDLC capability as a robust means of inter- and intra-system communications. The Am186CC microcontroller is especially attractive for 186 designs adding HDLC, USB, or both.

Block diagrams on the following pages show some typical Am186CC microcontroller designs: Figure 5 on page 38 shows an ISDN terminal adapter system application, Figure 6 on page 38 shows an ISDN to Ethernet low-end router application, and Figure 7 on page 39 shows a 32-channel linecard application.

The ISDN terminal adapter features an S/T or U interface and either a High-Speed UART or USB connection for attaching the modem to the PC.

The ISDN-to-Ethernet low-end router features an S/T or U interface, two POTS lines, and a 10-Mbit/s connection to the PC.

The 32-channel linecard design demonstrates the Am186CC microcontroller's use in a linecard application where 32 incoming POTS lines are aggregated onto a single E1 connection.








Figure 6. ISDN to Ethernet Low-End Router System Application




Figure 7. 32-Channel Linecard System Application

CLOCK GENERATION AND CONTROL

The Am186CC controller clocks include the general system clock (CLKOUT), USB clock, transmitter/ receiver clocks for each HDLC channel, and the baud rate generator clock for UART and High-Speed UART.

The SSI and the timers (Timers 0, 1, and 2) derive their clocks from the system clock.

Features

The Am186CC controller clocks include the following features and characteristics:

- Two independent crystal-controlled oscillators that use external fundamental mode crystals or oscillators to generate the system input clock and the USB input clock.
- Two independent internal PLLs, one of which generates a system clock (CLKOUT) that is 1x, 2x, or 4x the system input clock, and one that generates the 48-MHz clock required for the USB from either a 48-, 24-, or 12-MHz input.
- Single clock source operation possible by sharing the clock source between the system and the USB.
- Each HDLC receives its clock inputs directly from the external communication clock pins (TCLK _X and RCLK_X) in all modes except in GCI mode. In GCI mode the external GCI communication clocks (TCLK_A and RCLK_A) are first converted to an internal clocking format (analogous to PCM Highway) before presentation to the HDLC. The system clock must be at least the same frequency as any HDLC clock.
 - HDLC DCE mode supports clocks up to 10 MHz.
 - HDLC PCM mode supports clocks up to 10 MHz.
 - HDLC GCI mode supports a 1.536-MHz clock input. (System clock must be at least twice the GCI clock.)
- SSI clock (SCLK) is derived from the system clock, divided by 2, 4, 8, 16, 32, 64, 128, or 256.
- Timers 0 and 1 can be configured to be driven by the timer input pins (TMRIN1, TMRIN0) or at onefourth of the system clock. Timer 2 is driven at onefourth of the system clock.
- UART clock can be derived from the internal system clock frequency or from the UART clock (UCLK) input.

See Figure 8 on page 41 for a diagram of the basic clock generation and Figure 9 on page 42 for suggested clock frequencies and modes.

System Clock

40

The system PLL generates frequencies from 16 to 50 MHz. The reference for the system PLL can vary

from 8 to 40 MHz, depending on the PLL mode selected and the desired system frequency (see Figure 9 on page 42).

The system PLL modes are chosen by the state of the {CLKSEL1} and {CLKSEL2} pins during reset. For these pinstrap settings see Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.

The system clock can be generated in one of two ways:

- Using the internal PLL running at 1x, 2x, or 4x the reference clock. The reference clock can be generated from an external crystal using the integrated oscillator or an external oscillator input.
- Bypassing the internal PLL. The external reference generated from either a crystal or an external oscillator input is used to generate the system clock. For more information about bypassing the internal PLL, refer to "PLL Bypass Mode" on page 43.

USB Clock

The USB PLL provides the 48-MHz clock that is required for USB full-speed operation. This clock is divided down to provide a 12-MHz clock that supports the full-speed USB rate (12 Mbit/s). The low-speed rate of 1.5 Mbit/s is not supported. The USB PLL modes are chosen by the state of the {USBSEL1} and {USBSEL2} pins during reset. For these pinstrap settings, refer to Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.

The USB clock can be generated in one of two ways:

Using the system clock. In this mode, the system PLL is restricted to 48-MHz operation only.

Note: When using the system clock for the USB clock source, the designer must externally pull down the USBX1 input.

Using its own internal 48-MHz PLL. This PLL can run in 2x or 4x mode and requires a 12- or 24-MHz reference that can be generated by either the integrated crystal-controlled oscillator or an external oscillator input.

Note: The system clock must be a minimum of 24 MHz when using the USB peripheral controller and its internal 48-MHz PLL.

The USB specification requires a frequency tolerance of less than 2500 ppm, which must be met whether using an external clock source, a crystal on USBX1– USBX2, or clock sharing by system and USB. When using a crystal, some frequency tolerance margin must be allowed to account for the differences in external loading capacitances, etc. The usual rule of thumb is to specify a crystal with a frequency tolerance of one half the required frequency tolerance.

Clock Sharing by System and USB

The system and USB clocks can be generated from a single source in one of two ways:

The system can run at 48 MHz by using the system clock for the USB clock.

Note: When using the system clock for the USB clock source, the designer must externally pull down the USBX1 input.

The system can be run at 24 MHz by sharing an external clock reference (X1) with the USB (USBX1). A 12-MHz source can be used with the system PLL in 2x mode and the USB PLL in 4x mode, or a 24-MHz source can be used with the system in 1x mode and the USB in 2x mode.




Figure 8. System and USB Clock Generation




Figure 9. Suggested System Clock Frequencies, Clock Modes, and Crystal Frequencies

Crystal-Driven Clock Source

The internal oscillator circuit is designed to function with an external parallel-resonant fundamental mode crystal. The crystal frequency can vary from 8 to 40 MHz, depending on the PLL mode selected and desired system frequency.

When selecting a crystal, the load capacitance should always be specified (C_L). This value can cause variance in the oscillation frequency from the desired specified value (resonance). The load capacitance and the loading of the feedback network have the following relationship:


$$C_L = \frac{(C_1 \cdot C_2)}{(C_1 + C_2)} + C_S$$

where C_S is the stray capacitance of the circuit.

Table 6 shows crystal parameter values. Figure 10 shows the system clocks using an external crystal and the integrated oscillator. The specific values for C_1 and C_2 must be determined by the designer and are dependent on the characteristics of the chosen crystal and board design.

Table 6. Crystal Parameters

Parameter	Min. Value	Max. Value	Units
Frequency	8	40	MHz
ESR			
8–24 MHz	20	90	ohms
24–50 MHz	20	60	ohms
Load Capacitance	10	-	pF





42

External Clock Source

The internal oscillator also can be driven by an external clock source. The external clock source should be connected to the input of the inverting amplifier (X1 or USBX1) with the output (X2 or USBX2) left unconnected. Figure 11 shows the system clocks using an external clock source (oscillator bypass).

Note: X1, X2, USBX1, and USBX2 are not 5-V tolerant and have a maximum input equal to V_{CC} .




Figure 11. External Interface to Support Clocks— External Clock Source

Static Operation

The Am186CC controller is a fully static design and can be placed in static mode by stopping the input clock. PLL bypass mode must be used with an external clock source. For PLL bypass mode, refer to the PLL Bypass Mode discussion below.

Note: It is the responsibility of the system designer to ensure that no short clock phases are generated when starting or stopping the clock.

PLL Bypass Mode

The Am 186CC microcontroller provides a PLL Bypass mode that allows the X1 input frequency to be anywhere from 0 to 24 MHz. When the microcontroller is in PLL Bypass mode, the CLKOUT frequency equals the X1 input frequency. This mode must be used with an external clock source. For PLL Bypass mode enabling, refer to Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10. When changing frequency in PLL Bypass mode, the X1 input must not have any short or "runt" pulses. At 24 MHz, the nominal High/Low time is 21 ns. The actual High times and Low times must not fall below 16 ns. These values allow a 60%/40% duty cycle at X1.

In the Am186CC microcontroller, the system clock must be at the same or a greater frequency than the HDLC clock and UCLK (if using UCLK). Therefore, if reducing the system clock frequency, disable these interfaces or run them at a lower frequency.

The USB PLL and USBX1 determine the USB clock. USB requires the system clock to be 24 MHz or greater. Therefore, disable the USB peripheral controller before slowing the system clock to less than 24 MHz. If USB is not used, the USBX1 can be pulled down.

UART Baud Clock

The UARTs (low- and high-speed) have two possible clock sources: the system clock or the UCLK input pin. If UCLK is used for the UART clock, the system clock must be at least the same frequency as UCLK. The clock configurations are shown graphically in Figure 12.

The baud clock is generated by dividing the clock source by the value of baud rate divisor register. The serial port logic can select its baud rate clock from either an external pin (UCLK) or from the system clock.

The system or UCLK clock is selected independent of any other settings.

The formula for determining the baud rate divisor register value is:

BAUDDIV = (clock frequency/(16 • baud rate))

Note: UCLK cannot be clocked at a frequency higher than the system cock frequency.




Figure 12. UART and High-Speed UART Clocks

POWER SUPPLY OPERATION

CMOS dynamic power consumption is proportional to the square of the operating voltage multiplied by capacitance and operating frequency. Static system operation can reduce power consumption by enabling the system designer to reduce operating frequency when possible. However, operating voltage is always the dominant factor in power consumption. By reducing the operating voltage from 5 V to 3.3 V for any device, the power consumed is reduced by 56%.

Reduction of system logic operating voltage dramatically reduces overall system power consumption. Additional power savings can be realized as low-voltage mass storage and peripheral devices become available.

Two basic strategies exist in designing systems containing the Am186CC controller. The first strategy is to design a homogenous system in which all logic components operate at 3.3 V. This provides the lowest overall power consumption. However, system designers may need to include devices for which 3.3-V versions are not available.

In the second strategy, the system designer must then design a mixed 5-V/3.3-V system. This compromise enables the system designer to minimize the system logic power consumption while still including the functionality of the 5-V features. The choice of a mixed voltage system design also involves balancing design complexity with the need for the additional features.

Power Supply Connections

Connect all $V_{\rm CC}$ pins together to the 3.3-V power supply and all ground pins to a common system ground.

Input/Output Circuitry

To accommodate current 5-V systems, the Am186CC controller has 5-V tolerant I/O drivers. The drivers produce TTL-compatible drive output (minimum 2.4-V logic High) and receive TTL and CMOS levels (up to V_{CC} + 2.6 V). The following are some design issues that should be considered with mixed 3.3-V/5-V designs:

During power-up, if the 3.3-V supply has a significant delay in achieving stable operation relative to 5-V supply, then the 5-V circuitry in the system may start driving the processor's inputs above the maximum levels (V_{CC} + 2.6 V). The system design should ensure that the 5-V supply does not exceed 2.6 V above the 3.3-V supply during a power-on sequence.

- Preferably, all inputs are driven by sources that can be three-stated during a system reset condition. The system reset condition should persist until stable V_{CC} conditions are met. This should help ensure that the maximum input levels are not exceeded during power-up conditions.
- Preferably, all pullup resistors are tied to the 3.3-V supply, which ensures that inputs requiring pullups are not over stressed during power-up.

PIO Supply Current Limit

Each programmable I/O output is able to sink or source a sustained 16-mA drive current. However, only 40 mA of sustained PIO current is allowed for each supply pin (V_{CC}), and only 60 mA is allowed for each ground pin (V_{SS}).

To calculate the PIO current for each supply or ground pin, sum the applicable current (source or sink) of all PIO pins on either side of the pin (to the adjacent corresponding pins), and divide the sum by two. The resulting value should not exceed 40 mA for V_{CC} or 60 mA for V_{SS} .

Exclude the following pins from this calculation: 72 (V_{SS}_A), 82 (V_{SS}_USB), 77 (V_{CC}_A), and 79 (V_{CC}_USB).

For example, to calculate the PIO current for pin 83 (V_{SS}) , total the sustained sinking current for all PIO pins between pin 71 (V_{SS}) and pin 100 (V_{SS}) , and divide the sum by two.

ABSOLUTE MAXIMUM RATINGS¹

Parameter	Symbol	Minimum	Maximum	Unit
Temperature under bias: Commercial	T _C ²	0	100	°C
Industrial	T _A ³	-40	+85	°C
Storage temperature	_	-65	+150	°C
Voltage on 5-V-tolerant pins ⁴ with respect to ground	_	-0.5	V _{CC} + 2.6	V
Voltage on other pins with respect to ground	—	-0.5	V _{CC} + 0.5	V
Sustained PIO current on any supply (V_{CC}) pin ⁵	—	40	—	mA
Sustained PIO current on any ground (V_{SS}) pin ⁵	_	60	—	mA

Notes:

1. Stresses above those listed under Absolute Maximum Ratings can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

2. T_C = case temperature.

3. T_A = ambient temperature.

4. 5 V-tolerant pins are indicated in Table 35, "Pin List Summary," on page A-12.

5. See "PIO Supply Current Limit" on page 44.

OPERATING RANGES¹

Parameter	Symbol	Minimum	Maximum	Unit
Commercial	T _C ²	0	100	°C
Industrial	T _A ³	-40	+ 85	°C
Supply voltage with respect to ground	V _{CC}	3.0	3.6	V

Notes:

1. Operating Ranges define those limits between which the functionality of the device is guaranteed.

2. T_C = case temperature.

3. T_A = ambient temperature.

DRIVER CHARACTERISTICS—UNIVERSAL SERIAL BUS

Each USBD+ and USBD– pin connects through a series resistor directly to the USB. The series resistor value should be selected to achieve a total driver impedance between 29 and 44 ohms, as required by the USB Version 1.0 specification. A $36-\Omega \pm 1\%$ series resistor is recommended for each pin.

Characteristics of these two pins are defined in the USB Version 1.0 specification. Consult this specification for details about overall USB system design. (At the time of this writing, the current USB specification and related information can be obtained on the Web at **www.usb.org**.)

The Am186CC controller is guaranteed to meet all USB specifications. Required analog transceivers are integrated into the Am186CC controller.

DC CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES¹

Cumhal	Devenueter	Prelin	11	
Symbol	Parameter	Minimum	Maximum	Unit
V _{OH}	Output High voltage ($I_{OH} = -2.4 \text{ mA}$)	2.4	—	V
V _{OH}	Output High voltage $(I_{OH} = -0.1 \text{ mA})^2$	V _{CC} - 0.2	—	V
V _{OL}	Output Low voltage (I _{OL} = 4.0 mA)		0.45	V
V _{IH5}	5-V tolerant Input High voltage	2.0	V _{CC} + 2.6	V
V _{IH}	Input High voltage, except 5-V tolerant	2.0	V _{CC} +0.3	V
V _{IL}	Input Low voltage	-0.3	0.8	V
ILI	Input leakage current (0.1 V \leq V _{OUT} \leq V _{CC}) (All pins except those with internal pullup/pulldown resistors)	_	±10	μΑ
I _{LO}	I_{LO} Output leakage current ³ (0.1 V \leq V _{OUT} \leq V _{CC})		±15	μA
P _{CC}	Power consumption	_	1.2	W

Notes:

1. Current out of pin is stated as a negative value.

2. Characterized but not tested.

3. This parameter is for three-state outputs where V_{OUT} is driven on the three-state output.

CAPACITANCE

Symbol	Deservator	Prelin	11		
Symbol	Parameter	Minimum	Maximum	Unit	
C _{IN}	Input capacitance	—	15	pF	
C _{CLK}	Clock capacitance	—	15	pF	
C _{OUT}	Output capacitance	—	20	pF	
C _{I/O}	I/O pin capacitance	—	20	pF	

MAXIMUM LOAD DERATING

All maximum delay numbers should be increased by 0.035 ns for every pF of load (up to a maximum of 150 pF) over the maximum load specified in Table 35, "Pin List Summary," on page A-12.

POWER SUPPLY CURRENT

For the following typical system specification shown in Figure 13, I_{CC} has been measured at 6 mA per MHz of system clock. The typical system is measured while the system is executing code in a typical application with nominal voltage and maximum case temperature. Actual power supply current is dependent on system design and may be greater or less than the typical I_{CC} figure presented here.

Typical current in Figure 13 is given by: $I_{CC} = 6 \text{ mA} \cdot \text{freq}(\text{MHz})$

Please note that dynamic I_{CC} measurements are dependent upon chip activity, operating frequency, output buffer logic, and capacitive/resistive loading of the outputs. For these I_{CC} measurements, the devices were set to the following modes:

- No DC loads on the output buffers
- Output capacitive load set to 30 pF
- AD bus set to data only
- PIOs are disabled
- Timer, serial port, refresh, and DMA are enabled

Table 7 shows the values that are used to calculate the typical power consumption value for the Am186CC controller.

Table 7.	Typical Power Consumption Calculation

MHz · I	Typical Power		
MHz	Typical I _{CC}	Volts	in Watts
25	6	3.3	0.495
40	6	3.3	0.792
50	6	3.3	0.99




Figure 13. Typical I_{cc} Versus Frequency


THERMAL CHARACTERISTICS

PQFP Package

The Am186CC controller is specified for operation with case temperature ranges from 0°C to +100°C for 3.3 V \pm 0.3 V (commercial). Case temperature is measured at the top center of the package as shown in Figure 14. The various temperatures and thermal resistances can be determined using the equations in Figure 15 with information given in Table 8.

The total thermal resistance is θ_{JA} ; θ_{JA} is the sum of θ_{JC} , the internal thermal resistance of the assembly, and θ_{CA} , the case to ambient thermal resistance.

The variable P is power in watts. Power supply current (I_{CC}) is in mA per MHz of clock frequency.





$$\begin{aligned} \theta_{JA} &= \theta_{JC} + \theta_{CA} \\ P &= I_{CC} \cdot \text{freq (MHz)} \cdot V_{CC} \\ T_J &= T_C + (P \cdot \theta_{JC}) \\ T_J &= T_A + (P \cdot \theta_{JA}) \\ T_C &= T_J - (P \cdot \theta_{JC}) \\ T_C &= T_A + (P \cdot \theta_{CA}) \\ T_A &= T_J - (P \cdot \theta_{JA}) \\ T_A &= T_C - (P \cdot \theta_{CA}) \end{aligned}$$



Package/Board	Airflow (Linear Feet per Minute)	θJC	θca	θJA
PQFP/2-Layer	0 fpm	7	38	45
	200 fpm	7	32	39
	400 fpm	7	28	35
	600 fpm	7	26	33
PQFP/4-Layer	0 fpm	5	18	23
to 6-Layer	200 fpm	5	16	21
	400 fpm	5	14	19
	600 fpm	5	12	17

Table 8. Thermal Characteristics (°C/Watt)

COMMERCIAL AND INDUSTRIAL SWITCHING CHARACTERISTICS AND WAVEFORMS

In the switching waveforms that follow, several abbreviations are used to indicate the specific periods of a bus cycle. These periods are referred to as time states. A typical bus cycle is composed of four consecutive time states: t_1 , t_2 , t_3 , and t_4 . Wait states, which represent multiple t_3 states, are referred to as t_w states. When no bus cycle is pending, an idle (t_i) state occurs.

In the switching parameter descriptions, the *multiplexed* address is referred to as the AD address bus; the *demultiplexed* address is referred to as the A address bus. Figure 16 defines symbols used in the switching waveform diagrams.

Table 9 on page 50 contains an alphabetical listing of the switching parameter symbols, and Table 10 on page 54 contains a numerical listing of the switching parameter symbols.




Figure 16. Key to Switching Waveforms

Parameter SymbolNo.DescriptionlaRYCHL49ARDY resolution transition setup timelaRYCHL51ARDY ligh to DS HighlaRYHDV89 ¹ ARDY assert to data validlaRYLCL52ARDY setup timelaRYLCL52ARDY setup timelaRYLCL52ARDY setup timelarYLCL52ARDY setup timelarYLCL52ARDY setup timelarYLCL52ARDY setup timelarYLCL14AD address valid to WLB WLB LowlarYLL12AD address valid to Clock HighlarVLL12AD address valid to RD LowlarVRL66A address valid to RD LowlarVRL66A address valid to RD LowlarVRL68CLKOUT rise timelcHCH245CLKOUT rise timelcHCAS404Change in CAS delaylcHCAS404CLKOUT High to CS/UCS validlcHCSV67CLKOUT High to CS/UCS validlcHCSV67CLKOUT High to CS/UCS validlcHCSV63Command lines float delaylcHCTV22Control active delay (after float)lcHCS18MCS/PCS inactive delaylcHCX8Status hold timelcHCX8Status hold timelcHCX8Status hold timelcHCX55Queue status 1 output delaylcHCX56Queue status 1 output delaylcHCX3Status active delaylcHRN3Status active	Table 9. Alphabetical Key to Switching Parameter Symbols			
LARYCHL 51 ARDY inactive holding time LARYHDSH 95 ¹ ARDY High to DS High LARYHDV 89 ¹ ARDY sesent to data valid LARYLCL 52 ARDY setup time LARYLCL 52 ARDY tow to DS High tARYLCL 96 ¹ A ddress valid to WHB, WLB Low tAVBL 87 A address valid to Clock High tAVLL 12 AD address valid to ALE Low tAVLL 12 AD address valid to TOR Dow tAVLL 12 AD address valid to TOR tAVLL 12 AD address valid to TOR tAVLL 43 CLKOUT High to Concern tAVL 45 CLKOUT High to Concern tCHCAS 404 CLKOUT High to Concocon tCHCCX		No.	Description	
tarwnosi 95 ¹ ARDY High to DS High tarwnosi 89 ¹ ARDY assert to data valid tarvnosi 52 ARDY setup time tarvnosi 52 ARDY setup time tarvnosi 96 ¹ ARDY Low to DS High tarvnosi 87 A address valid to WHB, WLB Low tarvnosi 4A D address valid to ALE Low 4AVCH tarvnosi A D address valid to ALE Low 4AVCH tarvnosi A D address valid to WR Low 4AVAL tarvnosi 66 A address valid to WR Low tarvnosi 4AVAL 66 A address valid to RD active tarvnosi 4AVAL 66 A address valid to RD active tarvnosi 4AVAL 68 CLKOUT rise time tarvnosi CLKOUT High to A address valid Charage in CAS delay tcHCL 44 CLKOUT High to ES/UCS valid Charage in CAS/UCS valid tcHCS 67 CLKOUT High to ES/UCS valid Charage in CAS/UCS valid tcHCL 44 CLKOUT High to ES/UCS valid Charage in CAS/UCS valid	t _{ARYCH}	49	ARDY resolution transition setup time	
IARYHOV 89 ¹ ARDY assert to data valid tarYHOV 52 ARDY setup time tarYHOL 52 ARDY Low to DS High tarYHOL 87 A address valid to WHB, WLB Low tarYHOL 14 AD address valid to clock High tarYHOL 12 AD address valid to ALE Low tarYH 66 A address valid to RD Low tarYH 65 A address valid to RD Low tarYH 66 A address valid to RD active tarYH 66 A address valid to RD active tarYH 66 CLKOUT rise time tCHAW 68 CLKOUT rise time tCHAS 404 Change in CAS delay tCHCL 44 CLKOUT High to LCS/UCS valid tCHCSV 67 CLKOUT High to LCS/UCS valid tCHCSV 67 CLKOUT High to LCS/UCS valid tCHCSV 67 CLKOUT High to LCS/UCS valid tCHCV 64 Command lines valid delay (after float) tCHCV 64 Command lines valid delay tCHCV 8 Status hold time tCHCX	t _{ARYCHL}	-	ARDY inactive holding time	
IARVLCL 52 ARDY setup time tartuck 96 ¹ ARDY Low to DS High tartuck 87 A address valid to WHB, WLB Low tartuck 14 AD address valid to clock High tartuck 12 AD address valid to Clock High tartuck 66 A address valid to RD Low tartuck 65 A address valid to RD Low tartuck 65 A address tolit to RD active tartuck 24 AD address tolit to RD active tartuck 44 D address tolit to RD active tartuck 45 CLKOUT rise time tCHCAS 404 Change in CAS delay tCHCAS 404 Change in CAS delay tCHCAS 404 CLKOUT High to LOS/UCS valid tCHCSV 67 CLKOUT High to LOS/UCS valid tCHCSV 64 Command lines valid delay (after float) tCHCV 64 Command lines valid delay	t _{ARYHDSH}	95 ¹	ARDY High to DS High	
Instruct 961 ARDY Low to DS High taryLDBH 961 A Address valid to WHB, WLB Low taVBL 87 A address valid to Clock High taVCH 14 AD address valid to ALE Low taVLL 12 AD address valid to ALE Low taVRL 66 A address valid to RD Low taVRL 65 A address valid to RD active taVRL 64 A address valid to RD active taryLDH 24 AD address valid to RD active tcHck 45 CLKOUT rise time tcHck 45 CLKOUT High to A address valid tcHck 38 X1 High time tcHck 38 X1 High time tcHcx 38 X1 High time tcHcx 44 CLKOUT High to CS/UCS valid tcHcx 38 X1 High time tcHcx 44 CLKOUT High to RD active delay tcHcx 44 CLKOUT High to RDS/UCS valid tcHcx 43 Control active delay tcHcx 67 CLKOUT A	t _{ARYHDV}	89 ¹	ARDY assert to data valid	
Artebul 87 A address valid to WHB, WLB Low t _{AVCH} 14 AD address valid to ALE Low t _{AVCH} 12 AD address valid to ALE Low t _{AVRL} 66 A address valid to RD Low t _{AVRL} 66 A address valid to WR Low t _{AVRL} 66 A address valid to WR Low t _{AVRL} 66 A address valid to WR Low t _{AVRL} 66 CLKOUT rise time t _{CHCL} 45 CLKOUT righ to A address valid t _{CHCK} 38 X1 High time t _{CHCK} 38 X1 High time t _{CHCK} 38 X1 High to LCS/UCS valid t _{CHCSV} 67 CLKOUT High to LCS/UCS valid t _{CHCSV} 67 CLKOUT High to LCS/UCS valid t _{CHCSV} 63 Command lines valid delay (after float) t _{CHCV} 64 Command lines valid delay t _{CHCV} 63 Command lines valid delay t _{CHCV} 63 Command lines valid delay t _{CHCV} 63 Command lines valid delay	t _{ARYLCL}	52	ARDY setup time	
TAUCH14AD address valid to clock Hight_AVLL12AD address valid to ALE Lowt_AVRL66A address valid to RD Lowt_AVRL65A address valid to RD Lowt_AVRL65A address valid to RD activet_AZRL24AD address float to RD activet_CHCH245CLKOUT rise timet_CHAW68CLKOUT High to A address validt_CHAS404Change in CAS delayt_CHCA38X1 High timet_CHCA38X1 High timet_CHCSV67CLKOUT High to LCS/UCS validt_CHCSV67CLKOUT High to LCS/UCS validt_CHCSV64Command lines valid delay (after float)t_CHCZ63Command lines float delayt_CHCZ63Command lines float delayt_CHLH9ALE active delayt_CHL11ALE inactive delayt_CHLH9ALE active delayt_CHCI56Queue status 0 output delayt_CHASV55Queue status 1 output delayt_CHASV3Status active delayt_CHRAS403Change in RAS delayt_CHRAS404X1 rise timet_CLCH39X1 fall timet_CLAW50AD address and BHE valid delayt_CLAW50AD address and BHE valid delayt_CLAW51AD address and BHE valid delayt_CLAW54AD address holdt_CLAW55AD address holdt_CLAW5 <td>t_{ARYLDSH}</td> <td>96¹</td> <td>ARDY Low to DS High</td>	t _{ARYLDSH}	96 ¹	ARDY Low to DS High	
Instrict 12 AD address valid to ALE Low t _{AVRL} 66 A address valid to RD Low t _{AVRL} 65 A address valid to RD active t _{AVRL} 24 AD address float to RD active t _{AZRL} 24 AD address float to RD active t _{CH1CH2} 45 CLKOUT rise time t _{CHAW} 68 CLKOUT High to A address valid t _{CHCAS} 404 Change in CAS delay t _{CHCK} 38 X1 High time t _{CHCK} 38 X1 High time t _{CHCK} 67 CLKOUT High to <u>LCS/UCS</u> valid t _{CHCSX} 67 CLKOUT High to <u>LCS/UCS</u> valid t _{CHCSX} 18 MCS/PCS inactive delay t _{CHCTV} 22 Control active delay (after float) t _{CHCCX} 63 Command lines valid delay (after float) t _{CHCZ} 63 Command lines valid delay t _{CHLL} 9 ALE active delay t _{CHCL} 40 Change in RAS delay t _{CHCL} 66 Queue status 1 output delay t _{CHCDSV} 56 Queue status 1 output delay	t _{AVBL}	87	A address valid to WHB, WLB Low	
AVILL 66 A address valid to RD Low t _{AVWL} 65 A address valid to RD cov t _{AZRL} 24 AD address float to RD active t _{CH1CH2} 45 CLKOUT rise time t _{CH1CH2} 45 CLKOUT High to A address valid t _{CHAV} 68 CLKOUT High to A address valid t _{CHCAS} 404 Change in CAS delay t _{CHCK} 38 X1 High time t _{CHCK} 38 X1 Kugh time t _{CHCK} 67 CLKOUT High to ICS/UCS valid t _{CHCSX} 67 CLKOUT High to ICS/UCS valid t _{CHCSX} 18 MCS/PCS inactive delay t _{CHCY} 64 Command lines valid delay (after float) t _{CHCZ} 63 Command lines float delay t _{CHCK} 8 Status hold time t _{CHCK} 8 Status hold time t _{CHCK} 8 Change in RAS delay t _{CHCK} 56 Queue status 1 output delay t _{CHCMS} 403 Change in RAS delay t _{CHCMS} <	t _{AVCH}	14	AD address valid to clock High	
INRE 65 A address valid to WR Low t _{AZRL} 24 AD address float to RD active t _{CH1CH2} 45 CLKOUT rise time t _{CH4CK} 68 CLKOUT High to A address valid t _{CHAAS} 404 Change in CAS delay t _{CHCK} 38 X1 High time t _{CHCL} 44 CLKOUT High to ICS/UCS valid t _{CHCSV} 67 CLKOUT High to ICS/UCS valid t _{CHCSX} 18 MCS/PCS inactive delay t _{CHCTV} 22 Control active delay 2 t _{CHCV} 64 Command lines valid delay (after float) t _{CHCZ} 63 Command lines float delay t _{CHCL} 8 Status hold time t _{CHLL} 11 ALE active delay t _{CHLL} 11 ALE inactive delay t _{CHCDSV} 55 Queue status 1 output delay t _{CHOSV} 55 Queue status 1 output delay t _{CHOSV} 56 Queue status 1 output delay t _{CHOSV} 55 Queue status 1 output delay t _{CHOSV} 56 Queue status 1 output delay t _{CHA}	t _{AVLL}	12	AD address valid to ALE Low	
NML24AD address float to \overline{RD} active t_{AZRL} 24AD address float to \overline{RD} active t_{CHCH2} 45CLKOUT rise time t_{CHAV} 68CLKOUT High to A address valid t_{CHCAS} 404Change in \overline{CAS} delay t_{CHCK} 38X1 High time t_{CHCL} 44CLKOUT High time t_{CHCSV} 67CLKOUT High to $\overline{LCS/UCS}$ valid t_{CHCSV} 67CLKOUT High to $\overline{LCS/UCS}$ valid t_{CHCSX} 18 $\overline{MCS/PCS}$ inactive delay t_{CHCV} 64Command lines valid delay (after float) t_{CHCZ} 63Command lines float delay t_{CHCV} 64Command lines float delay t_{CHCX} 8Status hold time t_{CHLH} 9ALE active delay t_{CHLL} 11ALE active delay t_{CHADSV} 55Queue status 1 output delay t_{CHGTSV} 56Queue status 1 output delay t_{CHATSV} 3Status active delay t_{CHRAS} 403Change in \overline{RAS} delay t_{CHRFD} 79 ¹ CLKOUT High to \overline{RFSH} valid t_{CHSV} 3Status active delay t_{CKHL} 39X1 fall time t_{CLAX} 50ARDY active hold time t_{CLAX} 50ARDY active hold time t_{CLAX} 6Address float delay t_{CLAX} 6Address float delay t_{CLAX} 6Address float delay t_{CLAX} 6 <td< td=""><td>t_{AVRL}</td><td>66</td><td>A address valid to RD Low</td></td<>	t _{AVRL}	66	A address valid to RD Low	
hchi 45 CLKOUT rise time tcHAV 68 CLKOUT High to A address valid tcHAV 68 CLKOUT High to A address valid tcHAX 38 X1 High time tcHCL 44 CLKOUT High time tcHCSV 67 CLKOUT High to LCS/UCS valid tcHCSX 18 MCS/PCS inactive delay tcHCV 64 Command lines valid delay (after float) tcHCZ 63 Command lines valid delay tcHCX 8 Status hold time tcHLL 11 ALE active delay tcHLL 11 ALE inactive delay tcHLL 11 ALE active delay tcHAQSV 55 Queue status 0 output delay tcHARS 403 Change in RAS delay tcHRAS 403 Change in RAS delay tcHARS 3 Status active delay tcHARS 3 Status active delay tcHAR 9 X1 fall time tcHAR 403 Change in RAS delay tcHAR 403 Status active delay tcLCD	t _{AVWL}	65	A address valid to WR Low	
tCHAV 68 CLKOUT High to A address valid tCHAV 68 CLKOUT High time tCHCAS 404 Change in CAS delay tCHCK 38 X1 High time tCHCL 44 CLKOUT High time tCHCSV 67 CLKOUT High to LCS/UCS valid tCHCSX 18 MCS/PCS inactive delay tCHCV 22 Control active delay 2 tCHCV 64 Command lines valid delay (after float) tCHCZ 63 Command lines tolat delay tCHCZ 63 Command lines tolay tCHCZ 63 Couloue status 0 output delay tCHL 11 ALE active delay tCHLQOSV 55 Queue status 1 output delay <td>t_{AZRL}</td> <td>24</td> <td>AD address float to RD active</td>	t _{AZRL}	24	AD address float to RD active	
tchcAs404Change in \overline{CAS} delaytchCAS38X1 High timetchCk38X1 High timetchCL44CLKOUT High to $\overline{LCS/UCS}$ validtchCsv67CLKOUT High to $\overline{LCS/UCS}$ validtchCsx18 $\overline{MCS/PCS}$ inactive delaytchCv62Control active delay 2tchCv64Command lines valid delay (after float)tcHcz63Command lines float delaytcHcz63Command lines float delaytcHLH9ALE active delaytcHLL11ALE active delaytcHLL11ALE inactive delaytcHQQSV55Queue status 0 output delaytcHQISV56Queue status 1 output delaytcHRAS403Change in \overline{RAS} delaytcHRD791CLKOUT High to \overline{RFSH} validtcHSV3Status active delaytcICO69X1 to CLKOUT skewtcKHL39X1 fall timetcL2L146CLKOUT fall timetcL2L146CLKOUT fall timetcLAX50ARDY active hold timetcLARX50ARDY active hold timetcLAX6Address holdtcLAX6Address float delaytcLCH43CLKOUT Low timetcLCK37X1 Low timetcLCL42CLKOUT period	t _{CH1CH2}	45	CLKOUT rise time	
tchck38X1 High timetchck44CLKOUT High timetchcsv67CLKOUT High to LCS/UCS validtchcsx18MCS/PCS inactive delaytchcsx18MCS/PCS inactive delay 2tchctv22Control active delay 2tchcv64Command lines valid delay (after float)tchcz63Command lines float delaytchcz63Command lines float delaytchcz63Command lines float delaytchcz63Command lines float delaytchcz8Status hold timetchLH9ALE active delaytchLL11ALE inactive delaytchqosv55Queue status 0 output delaytchqosv55Queue status 1 output delaytchqosv56Queue status 1 output delaytchRAS403Change in RAS delaytchrsv3Status active delaytchcsv3Status active delaytchco69X1 to CLKOUT skewtchcu30X1 fail timetckLH40X1 rise timetcL2CL146CLKOUT fall timetcLAV5AD address and BHE valid delaytcLAX6Address holdtcLAX6Address holdtcLAX37X1 Low timetcLCK37X1 Low timetcLCL42CLKOUT period	t _{CHAV}	68	CLKOUT High to A address valid	
tcHcL44CLKOUT High timetcHcL67CLKOUT High to $\overline{\text{LCS}/\text{UCS}}$ validtcHcSV67CLKOUT High to $\overline{\text{LCS}/\text{UCS}}$ validtcHcSX18 $\overline{\text{MCS}/\text{PCS}}$ inactive delaytcHcTV22Control active delay 2tcHCV64Command lines valid delay (after float)tcHcZ63Command lines float delaytcHCZ63Command lines float delaytcHCZ63Command lines float delaytcHCZ63Command lines float delaytcHCX8Status hold timetcHLH9ALE active delaytcHLL11ALE inactive delaytcHQDSV55Queue status 0 output delaytcHQISV56Queue status 1 output delaytcHRAS403Change in RAS delaytcHRFD791CLKOUT High to RFSH validtcHSV3Status active delaytcICO69X1 to CLKOUT skewtcKHL39X1 fall timetcLCL40X1 rise timetcLAV5AD address and BHE valid delaytcLAX6Address holdtcLAX6Address holdtcLAZ15AD address float delaytcLCK37X1 Low timetcLCL42CLKOUT period	t _{CHCAS}	404	Change in CAS delay	
torder67CLKOUT High to $\overline{LCS/UCS}$ validt_{CHCSX18 $\overline{MCS/PCS}$ inactive delayt_{CHCV22Control active delay 2t_{CHCV64Command lines valid delay (after float)t_{CHCZ63Command lines float delayt_{CHDX8Status hold timet_{CHDX8Status hold timet_{CHLH9ALE active delayt_{CHLL11ALE inactive delayt_{CHQSV55Queue status 0 output delayt_{CHQISV56Queue status 1 output delayt_{CHRAS403Change in RAS delayt_{CHRFD791CLKOUT High to RFSH validt_{CHSV3Status active delayt_{CHCO69X1 to CLKOUT skewt_{CKIN36X1 periodt_{CLAX50ARDY active hold timet_{CLAX50ARDY active hold timet_{CLAX6Address float delayt_{CLAX6Address float delayt_{CLCH43CLKOUT Low timet_{CLCL42CLKOUT period	t _{CHCK}	38	X1 High time	
t_{CHCSX18 $\overline{MCS/PCS}$ inactive delayt_{CHCV22Control active delay 2t_{CHCV64Command lines valid delay (after float)t_{CHCZ63Command lines float delayt_{CHDX8Status hold timet_{CHLH9ALE active delayt_{CHQSV55Queue status 0 output delayt_{CHQISV56Queue status 1 output delayt_{CHRAS403Change in RAS delayt_{CHRFD79 ¹ CLKOUT High to RFSH validt_{CHSV3Status active delayt_{CHRV36X1 periodt_{CKHL39X1 fall timet_{CLAX50ARDY active hold timet_{CLAX50ARDY active hold timet_{CLAX6Address float delayt_{CLAX6Address float delayt_{CLCH43CLKOUT Low timet_{CLCL42CLKOUT period	t _{CHCL}	44	CLKOUT High time	
tribut22Control active delay 2 t_{CHCV} 64Command lines valid delay (after float) t_{CHCZ} 63Command lines float delay t_{CHZ} 63Command lines float delay t_{CHDX} 8Status hold time t_{CHLH} 9ALE active delay t_{CHLL} 11ALE active delay t_{CHQ0SV} 55Queue status 0 output delay t_{CHQ1SV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CL2L1} 46CLKOUT fall time t_{CLAX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCH} 43CLKOUT period	t _{CHCSV}	67	CLKOUT High to LCS/UCS valid	
tchcv64Command lines valid delay (after float) t_{CHCZ} 63Command lines float delay t_{CHCZ} 63Command lines float delay t_{CHDX} 8Status hold time t_{CHLH} 9ALE active delay t_{CHLL} 11ALE inactive delay t_{CHQSV} 55Queue status 0 output delay t_{CHQISV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CL2L1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHCSX}	18	MCS/PCS inactive delay	
t_{CHCV} 64Command lines valid delay (after float) t_{CHCZ} 63Command lines float delay t_{CHDX} 8Status hold time t_{CHLH} 9ALE active delay t_{CHLL} 11ALE inactive delay t_{CHQSV} 55Queue status 0 output delay t_{CHQSV} 56Queue status 1 output delay t_{CHQSV} 56Queue status 1 output delay t_{CHQSV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKHL} 36X1 period t_{CLAV} 50ARDY active hold time t_{CLAX} 50ARDY active hold time t_{CLAX} 6Address float delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHCTV}	22	Control active delay 2	
t_{CHCZ} 63Command lines float delay t_{CHDX} 8Status hold time t_{CHLH} 9ALE active delay t_{CHLL} 11ALE inactive delay t_{CHQSV} 55Queue status 0 output delay t_{CHQISV} 56Queue status 1 output delay t_{CHQISV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 79 ¹ CLKOUT High to RFSH valid t_{CHRFD} 79 ¹ CLKOUT Skew t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKLH} 40X1 rise time t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address hold t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period		64	Command lines valid delay (after float)	
Chick9ALE active delay t_{CHLH} 9ALE active delay t_{CHLL} 11ALE inactive delay t_{CHQ3V} 55Queue status 0 output delay t_{CHQ1SV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKIN} 36X1 period t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAZ} 15AD address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHCZ}	63	Command lines float delay	
t_{CHLL11ALE inactive delay t_{CHQ0SV} 55Queue status 0 output delay t_{CHQ1SV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CLO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKHL} 36X1 period t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHDX}	8	Status hold time	
t_{CHQOSV} 55Queue status 0 output delay t_{CHQISV} 56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKLH} 36X1 period t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAZ} 15AD address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHLH}	9	ALE active delay	
t_{CHQ1SV}56Queue status 1 output delay t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CICO} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKHL} 36X1 period t_{CL2CL1} 46CLKOUT fall time t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHLL}	11	ALE inactive delay	
tcHRAS403Change in RAS delaytcHRFD791CLKOUT High to RFSH validtcHRFD791CLKOUT High to RFSH validtcHSV3Status active delaytcHSV69X1 to CLKOUT skewtcKHL39X1 fall timetcKHL36X1 periodtcKLH40X1 rise timetcL2CL146CLKOUT fall timetcLARX50ARDY active hold timetcLARX5AD address and BHE valid delaytcLAZ15AD address float delaytcLCH43CLKOUT Low timetcLCK37X1 Low timetcLCL42CLKOUT period	t _{CHQ0SV}	55	Queue status 0 output delay	
t_{CHRAS} 403Change in RAS delay t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CHSV} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKHL} 36X1 period t_{CKLH} 40X1 rise time t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAV} 5AD address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period	t _{CHQ1SV}	56	Queue status 1 output delay	
t_{CHRFD} 791CLKOUT High to RFSH valid t_{CHSV} 3Status active delay t_{CHSV} 69X1 to CLKOUT skew t_{CKHL} 39X1 fall time t_{CKIN} 36X1 period t_{CKLH} 40X1 rise time t_{CL2CL1} 46CLKOUT fall time t_{CLARX} 50ARDY active hold time t_{CLAX} 6Address and BHE valid delay t_{CLAX} 6Address float delay t_{CLCH} 43CLKOUT Low time t_{CLCK} 37X1 Low time t_{CLCL} 42CLKOUT period		403	Change in RAS delay	
t_{CHSV}3Status active delayt_{CICO}69X1 to CLKOUT skewt_{CKHL}39X1 fall timet_{CKIN}36X1 periodt_{CKLH}40X1 rise timet_{CL2CL1}46CLKOUT fall timet_{CLARX}50ARDY active hold timet_{CLAV}5AD address and BHE valid delayt_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		79 ¹	CLKOUT High to RFSH valid	
t_CICO69X1 to CLKOUT skewt_CKHL39X1 fall timet_CKIN36X1 periodt_CKLH40X1 rise timet_CL2CL146CLKOUT fall timet_CLARX50ARDY active hold timet_CLAV5AD address and BHE valid delayt_CLAX6Address holdt_CLAZ15AD address float delayt_CLCH43CLKOUT Low timet_CLCK37X1 Low timet_CLCL42CLKOUT period		3	Status active delay	
t_{CKIN36X1 periodt_{CKLH40X1 rise timet_{CL2CL146CLKOUT fall timet_{CLARX50ARDY active hold timet_{CLAV5AD address and BHE valid delayt_{CLAX6Address holdt_{CLAZ15AD address float delayt_{CLCH43CLKOUT Low timet_{CLCK37X1 Low timet_{CLCL42CLKOUT period	t _{CICO}	69	X1 to CLKOUT skew	
t_{CKIN36X1 periodt_{CKLH40X1 rise timet_{CL2CL146CLKOUT fall timet_{CLARX50ARDY active hold timet_{CLAV5AD address and BHE valid delayt_{CLAX6Address holdt_{CLAZ15AD address float delayt_{CLCH43CLKOUT Low timet_{CLCK37X1 Low timet_{CLCL42CLKOUT period		39	X1 fall time	
t_{CKLH}40X1 rise timet_{CL2CL1}46CLKOUT fall timet_{CLARX}50ARDY active hold timet_{CLAV}5AD address and BHE valid delayt_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		36	X1 period	
t_{CL2CL1}46CLKOUT fall timet_{CLARX}50ARDY active hold timet_{CLAV}5AD address and BHE valid delayt_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		40	X1 rise time	
t_{CLARX}50ARDY active hold timet_{CLAV}5AD address and BHE valid delayt_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		46	CLKOUT fall time	
t_{CLAV}5AD address and BHE valid delayt_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		50	ARDY active hold time	
t_{CLAX}6Address holdt_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		5	AD address and BHE valid delay	
t_{CLAZ}15AD address float delayt_{CLCH}43CLKOUT Low timet_{CLCK}37X1 Low timet_{CLCL}42CLKOUT period		6	Address hold	
t _{CLCH} 43 CLKOUT Low time t _{CLCK} 37 X1 Low time t _{CLCL} 42 CLKOUT period		15	AD address float delay	
t _{CLCK} 37 X1 Low time t _{CLCL} 42 CLKOUT period		43	CLKOUT Low time	
t _{CLCL} 42 CLKOUT period		37	X1 Low time	
		42	CLKOUT period	
t _{CLCLX} 80 ¹ ICS inactive delay		80 ¹	LCS inactive delay	

Table 9. Alphabetical Key to Switching Parameter Symbols

Parameter Symbol	No.	Description
t _{CLCSL}	81 ¹	LCS active delay
t _{CLCSV}	16	MCS/PCS active delay
t _{CLDOX}	30	Data hold time
t _{CLDV}	7	Data valid delay
t _{CLDX}	2	Data in hold
t _{CLHAV}	62	HLDA valid delay
t _{CLRF}	82 ¹	CLKOUT High to RFSH invalid
t _{CLRH}	27	RD inactive delay
t _{CLRL}	25	RD active delay
t _{CLSH}	4	Status and BHE inactive delay
t _{CLSRY}	48	SRDY transition hold time
t _{CLTMV}	54	Timer output delay
t _{COLV}	402	Column address valid delay
t _{CSHARYL}	88 ¹	Chip select to ARDY Low
t _{CVCTV}	20	Control active delay 1
t _{CVCTX}	31	Control inactive delay
t _{CVDEX}	21	DEN/DS inactive delay
t _{CXCSX}	17	MCS/PCS hold from command inactive
t _{DSHDIR}	92 ¹	DS High to data invalid—read
t _{DSHDIW}	98 ¹	DS High to data invalid—write
t _{DSHDX}	93 ¹	DS High to data bus turn-off time
t _{DSHLH}	41	DS inactive to ALE inactive
t _{DSLDD}	90 ¹	DS Low to data driven
t _{DSLDV}	91 ¹	DS Low to data valid
t _{DVCL}	1	Data in setup
t _{DVDSL}	97 ¹	Data valid to $\overline{\text{DS}}$ Low
t _{DXDL}	19	DEN/DS inactive to DT/R Low
t _{HVCL}	58	HOLD setup
t _{INVCH}	53	Peripheral setup time
t _{LCRF}	86 ¹	LCS inactive to RFSH active delay
t _{LHAV}	23	ALE High to address valid
t _{LHLL}	10	ALE width
t _{LLAX}	13	AD address hold from ALE inactive
t _{LRLL}	84 ¹	LCS precharge pulse width
t _{RESIN}	57	RES setup time
t _{RFCY}	85 ¹	RFSH cycle time
t _{RHAV}	29	RD inactive to AD address active
t _{RHDX}	59	RD High to data hold on AD bus
t _{RHDZ}	94 ¹	RD High to data bus turn-off time
t _{RHLH}	28	RD inactive to ALE High
t _{RLRH}	26	RD pulse width
t _{SRYCL}	47	SRDY transition setup time

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

Parameter Symbol	No.	Description
t _{WHDEX}	35	WR inactive to DEN inactive
t _{WHDX}	34	Data hold after WR
t _{WHLH}	33	WR inactive to ALE High
t _{WLWH}	32	WR pulse width
USB Timing (C	Clocks)	
t _{UCHCK}	3	USBX1 High time
t _{UCKHL}	4	USBX1 fall time
t _{UCKIN}	1	USBX1 period
t _{UCKLH}	5	USBX1 rise time
t _{UCLCK}	2	USBX1 Low time
USB Timing (D	Data/Jitter	r)
t _F	2	Fall time
t _{JR1}	3	Consecutive transition jitter
t _{JR2}	4	Paired transition jitter
t _R	1	Rise time
DCE		
t _{TCLKH}	2	DCE clock High
t _{TCLKHD}	6	DCE clock hold
t _{TCLKL}	3	DCE clock Low
t _{TCLKO}	4	DCE clock to output delay
t _{TCLKPER}	1	DCE clock period
t _{TCLKR}	7	DCE clock rise/fall
t _{TCLKSU}	5	DCE clock setup
PCM (Slave)		•
t _{CLKP}	1	PCM clock period
t _{DCD}	8	Delay time from CLK High to TXD valid
t _{DCLT}	13	Delay from CLK Low of last bit to TSC invalid
t _{DCT}	11	Delay to TSC valid from CLK
t _{DFT}	12	Delay to TSC valid from FSC
t _{DTW}	17	Delay from last bit CLK Low to TXD weak drive
t _{DZF}	5	Delay time to valid TXD from CLK
t _{DZF}	6	Delay time to valid TXD from FSC
t _{HCD}	10	Hold time from CLK Low to RXD invalid
t _{HCF}	4	Hold time from CLK Low to FSC valid
t _{HFI}	14	Hold time from CLK Low to FSC invalid
t _{SUDC}	9	Setup time from RXD valid to CLK
t _{SUFC}	7	Setup time for FSC High to CLK Low
t _{SYNSS}	15	Time between successive synchronization pulses
t _{WH}	2	PCM clock High
t _{WL}	3	PCM clock Low
t _{WSYN}	16	FSC width invalid
t _{DTZ}	18	Delay from last bit CLK (plus one) High to TXD disable
· · · · ·		

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

Parameter Symbol	No.	Description
PCM (Master)		
t _{DCFH}	1	Delay time from CLK High to FSC High
t _{DCFL}	2	Delay time from CLK High to FSC Low
GCI		
t _{DHC}	9	Data hold/clock
t _{DSC}	7	Data delay/clock
t _{DSF}	8	Data delay/FSC
t _{FD}	5	Frame delay/clock
t _{FH}	4	Frame hold/clock
t _{HD}	11	Data hold
t _{SD}	10	Data setup
t _{SF}	3	Frame setup
t _{WFH}	6	Frame width High
t _{WH}	1	Pulse width High
t _{WL}	2	Pulse width Low
SSI		
t _{CLEV}	1	CLKOUT Low to SDEN valid
t _{CLSL}	2	CLKOUT Low to SCLK Low
t _{DVSH}	3	Data valid to SCLK High
t _{SHDX}	4	SCLK High to data invalid
t _{SLDV}	5	SCLK Low to data valid

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

1. Specification defined but not in use at this time.

	Table 10. Numerical Key to Switching Parameter Symbols								
No.	Parameter Symbol	Description							
1	t _{DVCL}	Data in setup							
2	t _{CLDX}	Data in hold							
3	t _{CHSV}	Status active delay							
4	t _{CLSH}	Status and BHE inactive delay							
5	t _{CLAV}	AD address and BHE valid delay							
6	t _{CLAX}	Address hold							
7	t _{CLDV}	Data valid delay							
8	t _{CHDX}	Status hold time							
9	t _{CHLH}	ALE active delay							
10	t _{LHLL}	ALE width							
11	t _{CHLL}	ALE inactive delay							
12	t _{AVLL}	AD address valid to ALE Low							
13	t _{LLAX}	AD address hold from ALE inactive							
14	t _{AVCH}	AD address valid to clock High							
15	t _{CLAZ}	AD address float delay							
16	t _{CLCSV}	MCS/PCS active delay							
17	t _{CXCSX}	MCS/PCS hold from command inactive							
18	t _{CHCSX}	MCS/PCS inactive delay							
19	t _{DXDL}	DEN/DS inactive to DT/R Low							
20	t _{CVCTV}	Control active delay 1							
21	t _{CVDEX}	DEN/DS inactive delay							
22	t _{CHCTV}	Control active delay 2							
23	t _{LHAV}	ALE High to address valid							
24	t _{AZRL}	AD address float to RD active							
25	t _{CLRL}	RD active delay							
26	t _{RLRH}	RD pulse width							
27	t _{CLRH}	RD inactive delay							
28	t _{RHLH}	RD inactive to ALE High							
29	t _{RHAV}	RD inactive to AD address active							
30	t _{CLDOX}	Data hold time							
31	t _{CVCTX}	Control inactive delay							
32	t _{WLWH}	WR pulse width							
33	t _{WHLH}	WR inactive to ALE High							
34	t _{WHDX}	Data hold after WR							
35	t _{WHDEX}	WR inactive to DEN inactive							
36	t _{CKIN}	X1 period							
37	t _{CLCK}	X1 Low time							
38	t _{CHCK}	X1 High time							
39	t _{CKHL}	X1 fall time							
40	t _{CKLH}	X1 rise time							
41	t _{DSHLH}	DS inactive to ALE inactive							
42	t _{CLCL}	CLKOUT period							
43	t _{CLCH}	CLKOUT Low time							
43	^t CLCH	CLKOUT LOW TIME							

 Table 10.
 Numerical Key to Switching Parameter Symbols

No.	Parameter Symbol	Description
44	t _{CHCL}	CLKOUT High time
45	t _{CH1CH2}	CLKOUT rise time
46	t _{CL2CL1}	CLKOUT fall time
47	t _{SRYCL}	SRDY transition setup time
48	t _{CLSRY}	SRDY transition hold time
49	t _{ARYCH}	ARDY resolution transition setup time
50	t _{CLARX}	ARDY active hold time
51	t _{ARYCHL}	ARDY inactive holding time
52	t _{ARYLCL}	ARDY setup time
53	t _{INVCH}	Peripheral setup time
54	t _{INVCL}	DRQ setup time
54	t _{CLTMV}	Timer output delay
56	t _{CHQSV}	Queue status output delay
57	t _{RESIN}	RES setup time
58	t _{HVCL}	HOLD setup
59	t _{RHDX}	RD High to data hold on AD bus
62	t _{CLHAV}	HLDA valid delay
63	t _{CHCZ}	Command lines float delay
64	t _{CHCV}	Command lines valid delay (after float)
65	t _{AVWL}	A address valid to WR Low
66	t _{AVRL}	A address valid to RD Low
67	t _{CHCSV}	CLKOUT High to LCS/UCS valid
68	t _{CHAV}	CLKOUT High to A address valid
69	t _{CICO}	X1 to CLKOUT skew
79	t _{CHRFD}	CLKOUT High to RFSH valid
80 ¹	t _{CLCLX}	LCS inactive delay
81 ¹	t _{CLCSL}	LCS active delay
82 ¹	t _{CLRF}	CLKOUT High to RFSH invalid
84 ¹	t _{LRLL}	LCS precharge pulse width
85 ¹	t _{RFCY}	RFSH cycle time
86 ¹	t _{LCRF}	LCS inactive to RFSH active delay
87 ¹	t _{AVBL}	A address valid to WHB, WLB Low
88 ¹	t _{CSHARYL}	Chip select to ARDY Low
89 ¹	t _{ARYHDV}	ARDY assert to data valid
90 ¹	t _{DSLDD}	DS Low to data driven
91 ¹	t _{DSLDV}	DS Low to data valid
92 ¹	t _{DSHDIR}	DS High to data invalid—read
93 ¹	t _{DSHDX}	DS High to data bus turn-off time
94 ¹	t _{RHDZ}	RD High to data bus turn-off time
95 ¹	t _{ARYHDSH}	ARDY High to DS High
96 ¹	t _{ARYLDSH}	ARDY Low to DS High
97 ¹	t _{DVDSL}	Data valid to DS Low

Table 10.	Numerical Key	to Switching	Parameter S	Symbols ((Continued)
-----------	---------------	--------------	-------------	-----------	-------------

No.	Parameter Symbol	Description
98 ¹	t _{DSHDIW}	DS High to data invalid—write
402	t _{COLV}	Column address valid delay
403	t _{CHRAS}	Change in RAS delay
404	t _{CHCAS}	Change in CAS delay
USB Tim	ing (Clocks)	
1	t _{UCKIN}	USBX1 period
2	^t UCLCK	USBX1 Low time
3	t _{UCHCK}	USBX1 High time
4	^t UCKHL	USBX1 fall time
5	t _{UCKLH}	USBX1 rise time
USB Tim	ing (Data/Jitte)
1	t _R	Rise time
2	t _F	Fall time
3	t _{JR1}	Consecutive transition jitter
4	t _{JR2}	Paired transition jitter
DCE		
1	t _{TCLKPER}	DCE clock period
2	^t тсlкн	DCE clock High
3	t _{TCLKL}	DCE clock Low
4	t _{TCLKO}	DCE clock to output delay
5	t _{TCLKSU}	DCE clock setup
6	t _{TCLKHD}	DCE clock hold
7	t _{TCLKR}	DCE clock rise/fall
PCM (Sla	ive)	
1	t _{CLKP}	PCM clock period
2	t _{WH}	PCM clock High
3	t _{WL}	PCM clock Low
4	t _{HCF}	Hold time from CLK Low to FSC valid
5	t _{DZF}	Delay time to valid TXD from CLK
6	t _{DZF}	Delay time to valid TXD from FSC
7	t _{SUFC}	Setup time for FSC High to CLK Low
8	t _{DCD}	Delay time from CLK High to TXD valid
9	t _{SUDC}	Setup time from RXD valid to CLK
10	t _{HCD}	Hold time from CLK Low to RXD invalid
11	t _{DCT}	Delay to TSC valid from CLK
12	t _{DFT}	Delay to TSC valid from FSC
13	t _{DCLT}	Delay from CLK Low of last bit to TSC invalid
14	t _{HFI}	Hold time from CLK Low to FSC invalid
15	t _{SYNSS}	Time between successive synchronization pulses
16	t _{WSYN}	FSC width invalid
17	t _{DTW}	Delay from last bit CLK Low to TXD weak drive
18	t _{DTZ}	Delay from last bit CLK (plus one) High to TXD disable

Table 10. Numerical Key to Switching Parameter Symbols (Continued)

No.	Parameter Symbol	Description
PCM (Ma	aster)	
1	t _{DCFH}	Delay time from CLK High to FSC High
2	t _{DCFL}	Delay time from CLK High to FSC Low
GCI		
1	t _{WH}	Pulse width High
2	t _{WL}	Pulse width Low
3	t _{SF}	Frame setup
4	t _{FH}	Frame hold/clock
5	t _{FD}	Frame delay/clock
6	t _{WFH}	Frame width High
7	t _{DSC}	Data delay/clock
8	t _{DSF}	Data delay/FSC
9	t _{DHC}	Data hold/clock
10	t _{SD}	Data setup
11	t _{HD}	Data hold
SSI		
1	t _{CLEV}	CLKOUT Low to SDEN valid
2	t _{CLSL}	CLKOUT Low to SCLK Low
3	t _{DVSH}	Data valid to SCLK High
4	t _{SHDX}	SCLK High to data invalid
5	t _{SLDV}	SCLK Low to data valid

Table 10.	Numerical Key	to Switching Paramete	r Symbols	(Continued)	
-----------	---------------	-----------------------	-----------	-------------	--

1. Specification defined but not in use at this time.

Switching Characteristics over Commercial and Industrial Operating Ranges

In this section the following timings and timing waveforms are shown:

- Read (page 58)
- Write (page 61)
- Software halt (page 64)
- Peripheral (page 65)
- Reset (page 66)
- External ready (page 68)
- Bus hold (page 69)

- System clocks (page 71)
- USB clocks (page 72)
- GCI bus (page 73)
- PCM highway (slave) (page 74)
- PCM highway (master) (page 76)
- DCE interface (page 77)
- USB (page 78)
- SSI (page 79)
- DRAM (page 80)

Table 11. Read Cycle Timing¹

					Prelimina	rv			
	Par	ameter	25 MHz		40 MHz	9	50 MHz (Commercial		Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
Gene	ral Timing	Requirements			-				
1	t _{DVCL}	Data in setup	10	—	5	_	5	—	ns
2	t _{CLDX}	Data in hold ²	3	_	2		2	_	ns
Gene	ral Timing	Responses							
3	t _{CHSV}	Status active delay	0	20	0	12	0	10	ns
4	t _{CLSH}	Status and BHE inactive delay	0	0 20 0 12		0	10	ns	
5	t _{CLAV}	AD address and BHE valid delay	0	20	0	12	0	10	ns
6	t _{CLAX}	Address hold	0	_	0		0	—	ns
8	t _{CHDX}	Status hold time	0	_	0		0	_	ns
9	t _{CHLH}	ALE active delay		20		12		10	ns
10	t _{LHLL}	ALE width	t _{CLCL} -10=30	_	t _{CLCL} -5=20		t _{CLCL} –5=15	—	ns
11	t _{CHLL}	ALE inactive delay		20	_	12	—	10	ns
12	t _{AVLL}	AD address valid to ALE Low ³	0.5 • t _{CLCH}	-	0.5 ∙ t _{CLCH}	-	0.5 ∙ t _{CLCH}	-	ns
13	t _{LLAX}	AD address hold from ALE inactive ³	t _{CHCL}	—	t _{CHCL}	—	t _{CHCL}	—	ns
14	t _{AVCH}	AD address valid to clock High	0	_	0	_	0	-	ns
15	t _{CLAZ}	AD address float delay	t _{CLAX} =0	20	t _{CLAX} =0	12	t _{CLAX} =0	10	ns
16	t _{CLCSV}	MCS/PCS active delay	0	20	0	12	0	10	ns
17	t _{CXCSX}	MCS/PCS hold from command inactive	t _{CLCH}	—	t _{CLCH} —		t _{CLCH}	-	ns
18	t _{CHCSX}	MCS/PCS inactive delay	0	20	0 12		0	10	ns
19	t _{DXDL}	DEN/DS inactive to DT/R Low ^{3, 4}	-1	—	-1		-1	—	ns
20	t _{CVCTV}	Control active delay 1	0	20	0	12	0	10	ns

					Preliminar	у			
	Par	ameter	25 MHz		40 MHz		50 MHz (Commercial Only)		Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
21	t _{CEVDX}	DEN/DS inactive delay ⁴	0	20	0 12		0	10	ns
22	t _{CHCTV}	Control active delay 2	0	20	0	12	0	10	ns
23	t _{LHAV}	ALE High to address valid	15		7.5	—	5		ns
Read	Cycle Tim	ing Responses							
24	t _{AZRL}	AD address float to RD active	0	_	0	—	0	_	ns
25	t _{CLRL}	RD active delay	0	20	0	10	0	10	ns
26	t _{RLRH}	RD pulse width	2t _{CLCL} -15=65		2t _{CLCL} -10=40	_	2t _{CLCL} -10=30		ns
27	t _{CLRH}	RD inactive delay	0	20	0	12	0	10	ns
28	t _{RHLH}	RD inactive to ALE High ³	t _{CLCH} –3		t _{CLCH} –2	_	t _{CLCH} –2		ns
29	t _{RHAV}	RD inactive to AD address active ³	t _{CLCL} -10=30	_	t _{CLCL} -5=20	—	t _{CLCL} –5=15	_	ns
59	t _{RHDX}	RD High to data hold on AD Bus ²	3	_	2	—	0	_	ns
66	t _{AVRL}	A address valid to RD Low	1.5t _{CLCL} -15=45	_	1.5t _{CLCL} –10= 27.5			_	ns
67	t _{CHCSV}	CLKOUT High to LCS/UCS valid	0	20	0	0 10		10	ns
68	t _{CHAV}	CLKOUT High to A address valid	0	20	0	10	0	10	ns

Table 11. Read Cycle Timing¹ (Continued)


Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. If either specification 2 or specification 59 is met with respect to data hold time, then the device functions correctly.

3. Testing is performed with equal loading on referenced pins.

4. The timing of this signal is the same for a read cycle, whether it is configured to be \overline{DEN} or \overline{DS} .



1. S6 is not valid for the first fetch until the timing for parameter 3 (status active delay (t_{CHSV})) is met.

Figure 17. Read Cycle Waveforms

					Preliminar	у			
	Par	ameter	25 MHz		40 MHz		50 MHz (Commercial (Only)	Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
Gene	ral Timing	Responses							
3	t _{CHSV}	Status active delay	0	20	0	12	0	10	ns
4	t _{CLSH}	Status and BHE inactive delay	0	20	0	12	0	10	ns
5	t _{CLAV}	AD address and BHE valid delay	0	20	0	12	0	10	ns
6	t _{CLAX}	Address hold	0		0		0	_	ns
7	t _{CLDV}	Data valid delay	0	20	0	12	0	10	ns
8	t _{CHDX}	Status hold time	0	_	0		0		ns
9	t _{CHLH}	ALE active delay	—	20	—	12		10	ns
10	t _{LHLL}	ALE width	$t_{CLCL} - 10 = 30$	_	$t_{CLCL} - 5 = 20$	_	$t_{CLCL} - 5 = 15$	_	ns
11	t _{CHLL}	ALE inactive delay	—	20	—	12	—	10	ns
12	t _{AVLL}	AD address valid to ALE Low ²	0.5 • t _{CLCH}	—	0.5 • t _{CLCH}	—	0.5 ∙ t _{CLCH}	—	ns
13	t _{LLAX}	AD address hold from ALE inactive	t _{CHCL}	—	t _{CHCL}	—	t _{CHCL}	—	ns
14	t _{AVCH}	AD address valid to clock High	0	—	0	—	0	—	ns
16	t _{CLCSV}	MCS/PCS active delay	0	20	0	12	0	10	ns
17	t _{cxcsx}	MCS/PCS hold from command inactive	^t CLCH	—	^t CLCH	—	^t CLCH	—	ns
18	t _{CHCSX}	MCS/PCS inactive delay	0	20	0	12 0		10	ns
19	t _{DXDL}	DEN inactive to DT/R ^{2, 3}	-1	_	-1	-1 -1		—	ns
20	t _{CVCTV}	Control active delay 1 ^{3,4}	0	20	0	0 12		10	ns
21	t _{CVDEX}	DS inactive delay ^{3,4}	0	20	0	12	0	10	ns
23	t _{LHAV}	ALE High to address valid	15	_	7.5	—	5	—	ns

 Table 12.
 Write Cycle Timing¹

					Preliminar	у			
	Parameter		25 MHz		40 MHz		50 MHz (Commercial Only)		Unit
No.	Symbol	Description	Min	Max	Min Max		Min	Мах	
Write	Cycle Tim	ing Responses							
30	t _{CLDOX}	Data hold time	0	_	0	_	0	_	ns
31	t _{CVCTX}	Control inactive delay ^{3,4}	0	20	0 12		0	10	ns
32	t _{WLWH}	WR pulse width	$2t_{CLCL} - 10 = 70$		$2t_{CLCL} - 10 = 40$		$2t_{CLCL} - 10 = 30$	_	ns
33	t _{WHLH}	WR inactive to ALE High ²	t _{CLCH} – 2		t _{CLCH} – 2 —		t _{CLCH} – 2	_	ns
34	t _{WHDX}	Hold data after \overline{WR}^2	$t_{CLCL} - 10 = 30$	_	$t_{CLCL} - 10 = 15$	_	$t_{CLCL} - 10 = 10$	_	ns
35	t _{WHDEX}	WR inactive to DEN inactive ^{2,3}	t _{CLCH} – 3		t _{CLCH}		t _{CLCH}	_	ns
65	t _{AVWL}	A address valid to WR Low	t _{CLCL} + t _{CHCL} -3		t _{CLCL} + t _{CHCL} - 1.25	_	t _{CLCL} + t _{CHCL} - 1.25	—	ns
67	t _{CHCSV}	CLKOUT High to LCS/UCS valid	0	20	0 10		0	10	ns
68	t _{CHAV}	CLKOUT High to A address valid	0	20	0	10	0	10	ns
87	t _{AVBL}	A address valid to WHB, WLB Low	t _{CHCL} – 3	20	t _{CHCL} – 1.25	12	t _{CHCL} – 1.25	10	ns

Table 12. Write Cycle Timing¹ (Continued)


Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. Testing is performed with equal loading on referenced pins.

3. The timing of this signal is different during a write cycle depending on whether it is configured to be \overline{DEN} or \overline{DS} .

4. This parameter applies to the \overline{DEN} , \overline{DS} , \overline{WR} , \overline{WHB} , and \overline{WLB} signals.



1. S6 is not valid for the first fetch until the timing for parameter 3 (status active delay (t_{CHSV})) is met.




					Preliminar	у			
	Parameter		25 MHz		40 MHz		50 MHz (Commercial Only)		Unit
No.	Symbol	Description	Min	Max	Min	Max	Max Min		
3	t _{CHSV}	Status active delay	0	20	0	12	0	10	ns
4	t _{CLSH}	Status inactive delay	0	20	0	12	0	10	ns
5	t _{CLAV}	AD address invalid delay	0	20	0	12	0	10	ns
9	t _{CHLH}	ALE active delay	—	20		12	—	10	ns
10	t _{LHLL}	ALE width	$t_{CLCL} - 10 = 30$		$t_{CLCL} - 5 = 20$	_	$t_{CLCL} - 5 = 15$	_	ns
11	t _{CHLL}	ALE inactive delay	—	20		12	_	10	ns
19	t _{DXDL}	DEN inactive to DT/R Low ²	-1		-1	—	-1		ns
22	t _{CHCTV}	Control active delay 2 ³	0	20	0	12	0	10	ns
68	t _{CHAV}	CLKOUT High to A address invalid	0	20	0	12	0	10	ns

 Table 13.
 Software Halt Cycle Timing¹

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. Testing is performed with equal loading on referenced pins.

3. This parameter applies to the $\overline{DEN}/\overline{DS}$ signal.





		Preliminary							
Parameter		25 MHz		40 MHz		50 MHz (Commercial Only)		Unit	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
53	t _{INVCH}	Peripheral setup time	10	_	5	_	5	—	ns
54	t _{CLTMV}	Timer output delay	—	25	_	15		12	ns
55	t _{CHQ0SV}	Queue status 0 output delay	—	25	_	15		12	ns
56	t _{CHQ1SV}	Queue status 1 output delay		25	—	15	_	12	ns

Table 14. Peripheral Timing^{1, 2}

Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. PIO outputs change anywhere from the beginning of T3 to the first half of T4 of the bus cycle in which the PIO data register is written.





Figure 20. Peripheral Timing Waveforms

Table 15. Reset Timing¹

			Preliminary						
		Parameter	25	MHz	40	MHz		MHz cial Only)	Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Мах	
57	t _{RESIN}	RES setup time	10	—	5		5	—	ns
61	t _{CLRO}	Reset delay	_	18	_	15	_	12	ns

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.



Notes:

1. RES must be held Low for 1 ms during power-up to ensure proper device initialization.

2. Diagram is shown for the system PLL in its 2x mode of operation.

3. Diagram assumes that V_{CC} is stable (i.e., 3.3 V ± 0.3 V) during the 1-ms \overline{RES} active time.

Figure 21. Reset Waveforms

RES		
CLKOUT		
All Pinstrap Pins ^{1, 2}		
AD15–AD0 ¹	X	
All Other Outputs		
RESOUT		

1. The pinstraps and AD bus are sampled during the assertion of RESOUT for system configuration purposes.

2. For a list of all the pinstraps, refer to Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.




Figure 22. Signals Related to Reset (System PLL in 1x or 2x Mode)

Notes:

1. The pinstraps and AD bus are sampled during the assertion of RESOUT for system configuration purposes.

2. For a list of all the pinstraps, refer to Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.

Figure 23. Signals Related to Reset (System PLL in 4x Mode)

				Preliminary						
		Parameter	25	MHz	40 I	MHz		MHz cial Only)	Unit	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max		
Ready	y Timing Re	equirements								
47	t _{SRYCL}	SRDY transition setup time ²	10	_	5	_	5		ns	
48	t _{CLSRY}	SRDY transition hold time ²	3	—	2	_	2	_	ns	
49	t _{ARYCH}	ARDY resolution transition setup time ³	10	—	5	_	5	_	ns	
50	t _{CLARX}	ARDY active hold time ²	4	—	3	_	3	—	ns	
51	t _{ARYCHL}	ARDY inactive holding time	10	_	5	_	5	—	ns	
52	t _{ARYLCL}	ARDY setup time ²	15	_	5	_	5	_	ns	


Table 16. External Ready Cycle Timing¹

Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. This timing must be met to guarantee proper operation.


3. This timing must be met to guarantee recognition at the clock edge.



1. Normally not ready system.

2. Normally ready system.

Figure 24. Synchronous Ready Waveforms



- 1. In a normally not ready system, wait states are added after T3 until t_{ARYCH} and t_{CLARX} are met.
- In a normally ready system, a wait state is added if t_{ARYCH} and t_{ARYCHL} during T2 or t_{ARYLCL} and t_{CLARX} during T3 are met.


Figure 25.	Asynchronous	Ready Waveforms
------------	--------------	------------------------

			Preliminary						
		Parameter	25	WHz	40 I	MHz		MHz cial Only)	Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
5	t _{CLAV}	AD address valid delay	0	20	0	12	0	10	ns
15	t _{CLAZ}	AD address float delay	0	20	0	12	0	10	ns
18	t _{CHCSX}	MCSx/PCSx inactive delay	0	20	0	12	0	10	ns
58	t _{HVCL}	HOLD setup ²	10		5	_	5	—	ns
62	t _{CLHAV}	HLDA valid delay	0	20	0	12	0	10	ns
63	t _{CHCZ}	Command lines float delay	_	20	_	12	_	10	ns
64	t _{CHCV}	Command lines valid delay (after float)	_	25	_	12	_	10	ns

Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. This timing must be met to guarantee recognition at the next clock.






Figure 27. Exiting Bus Hold Waveforms


				-	Preliminar	'V			
	Par	ameter	25 MHz		40 MHz	,	50 MHz (Commercial (Unit	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
CLKI	N Requiren	nents for 4x PLL Mo	de						
36	t _{CKIN}	X1 period ²	Not Support	ed	100	125	80	125	ns
37	t _{CLCK}	X1 Low time (1.5 V)			45		35	_	ns
38	t _{CHCK}	X1 High time (1.5 V)			45		35	_	ns
39	t _{CKHL}	X1 fall time (3.5 to 1.0 V)				5		5	ns
40	^t CKLH	X1 rise time (1.0 to 3.5 V)				5	_	5	ns
CLKI	N Requiren	nents for 2x PLL Mo	de						
36	t _{CKIN}	X1 period ²	80	125	50	125	40	125	ns
37	t _{CLCK}	X1 Low time (1.5 V)	35	—	20		15	—	ns
38	t _{CHCK}	X1 High time (1.5 V)	35		20		15	_	ns
39	t _{CKHL}	X1 fall time (3.5 to 1.0 V)		5		5		5	ns
40	t _{CKLH}	X1 rise time (1.0 to 3.5 V)	_	5	_	5	—	5	ns
CLKI	N Requiren	nents for 1x PLL Mo	de						
36	t _{CKIN}	X1 period ²	40	60	25	60	Not Support	ed	ns
37	t _{CLCK}	X1 Low time (1.5 V)	15	_	7.5	_			ns
38	t _{CHCK}	X1 High time (1.5 V)	15		7.5	_			ns
39	t _{CKHL}	X1 fall time (3.5 to 1.0 V)	_	5	_	5			ns
40	t _{CKLH}	X1 rise time (1.0 to 3.5 V)	_	5	_	5			ns
CLKC	OUT Timing	³							
42	t _{CLCL}	CLKOUT period	40		25		20	_	ns
43	t _{CLCH}	CLKOUT Low time $(C_L = 50 \text{ pF})$	0.5t _{CLCL} -2 =18	—	0.5t _{CLCL} -1.25 =11.25	—	0.5t _{CLCL} -1 = 9 —		ns
44	t _{CHCL}	CLKOUT High time $(C_L = 50 \text{ pF})$	0.5t _{CLCL} -2 =18	_	0.5t _{CLCL} -1.25 =11.25	_	0.5t _{CLCL} -1 = 9	_	ns
45	t _{CH1CH2}	CLKOUT rise time (1.0 to 3.5 V)	_	3	_	3	_	3	ns
46	t _{CL2CL1}	CLKOUT fall time (3.5 to 1.0 V)	_	3	—	3	—	3	ns
69	t _{CICO}	X1 to CLKOUT skew		10		10		10	ns

Table 18. System Clocks Timing¹

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. Testing is performed with equal loading on referenced pins.

3. The PLL requires a maximum of 1 ms to achieve lock after all other operating conditions (V_{CC}) are stable, which is normally achieved by holding RES active for at least 1 ms.





		P. and the	Preliminary		
Parameter			48 MHz		Unit
No.	Symbol	Description	Min	Max	onne
CLKI	N Requirer	nents for 4x PLL Mode			
1	t _{UCKIN}	USBX1 period	80	85	ns
2	t _{UCLCK}	USBX1 Low time (1.5 V)	35	—	ns
3	t _{UCHCK}	USBX1 High time (1.5 V)	35	_	ns
4	t _{UCKHL}	USBX1 fall time (3.5 to 1.0 V)	—	5	ns
5	t _{UCKLH}	USBX1 rise time (1.0 to 3.5 V)		5	ns
CLKI	N Requirer	nents for 2x PLL Mode			
1	t _{UCKIN}	USBX1 period	40	42	ns
2	t _{UCLCK}	USBX1 Low time (1.5 V)	15	_	ns
3	t _{UCHCK}	USBX1 High time (1.5 V)	15	_	ns
4	t _{UCKHL}	USBX1 fall time (3.5 to 1.0 V)	—	5	ns
5	t _{UCKLH}	USBX1 rise time (1.0 to 3.5 V)		5	ns

Table 19. USB Clocks Timing¹

Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.




Figure 29. USB Clock Timing Waveforms

		Parameter	Prelin	ninary	Unit
No.	Symbol	Description	Min	Max	Unit
1	t _{WH}	Pulse width High	240		ns
2	t _{WL}	Pulse width Low	240		ns
3	t _{SF}	Frame setup	70		ns
4	t _{FH}	Frame hold/clock	20		ns
5	t _{FD}	Frame delay/clock	0		ns
6	t _{WFH}	Frame width High	130		ns
7	t _{DSC}	Data delay/clock	—	100 ²	ns
8	t _{DSF}	Data delay/FSC	—	100 ²	ns
9	t _{DHC}	Data hold/clock	70 ²		ns
10	t _{SD}	Data setup	t _{WH} + 20		ns
11	t _{HD}	Data hold	50	_	ns

Table 20. GCI Bus Timing¹

Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. $C_L = 150 \ pF$.




Figure 30. GCI Bus Waveforms


		Parameter	Prelin	ninary	Unit
No.	Symbol	Description	Min	Max	Unit
1	t _{CLKP}	PCM clock period	200	—	ns
2	t _{WH}	PCM clock High	80	—	ns
3	t _{WL}	PCM clock Low	80	—	ns
4	t _{HCF}	Hold time from CLK Low to FSC valid	0	—	ns
5	t _{DZF}	Delay time to valid TXD from CLK		25	ns
6	t _{DZF}	Delay time to valid TXD from FSC	1	25	ns
7	t _{SUFC}	Setup time for FSC High to CLK Low		—	ns
8	t _{DCD}	Delay time from CLK High to TXD valid		25	ns
9	t _{SUDC}	Setup time from RXD valid to CLK	35	—	ns
10	t _{HCD}	Hold time from CLK Low to RXD invalid	5	—	ns
11	t _{DCT}	Delay to TSC valid from CLK	1	25	ns
12	t _{DFT}	Delay to TSC valid from FSC	1	25	ns
13	t _{DCLT}	Delay from CLK Low of last bit to \overline{TSC} invalid	1	25	ns
14	t _{HFI}	Hold time from CLK Low to FSC invalid	0	—	ns
15	t _{SYNSS}	Time between successive synchronization pulses	16	_	CLK
16	t _{WSYN}	FSC width invalid	8	_	CLK
17	t _{DTW} ³	Delay from last bit CLK Low to TXD weak drive	1	25	ns
18	t _{DTZ}	Delay from last bit CLK (plus 1) High to TXD disable	1	25	ns

 Table 21. PCM Highway Timing (Timing Slave)^{1, 2}

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. TXD becomes valid after the CLK rising edge or FSC enable, whichever is later.

3. During the second half of the last bit transmittal, TXD is driven weak so that other devices can safely drive during this time.



Note that the PCM_TXD_x outputs three-state. In the signal description and pin list summary tables, PCM_TXD_x is listed as O-LS-OD (totem pole output/programmable to hold last state of pin/open drain output) because of the following design characteristic.

On the last bit to be transmitted in PCM highway mode, PCM_TXD_x will be driven normally during the first 1/2 bit time. During the last 1/2 bit time of the last bit of the transmission, PCM_TXD_x control will be in the hold-last-state condition (LS). In this condition, the output is driven, but at a much weaker strength. This permits another device (external to the microcontroller) to start driving during this time without bus contention problems. After this 1/2 bit time of hold-last-state condition, the PCM_TXD_x pin will be fully three-stated.

In some applications, several PCM highway devices may have their PCM_TXD pins tied together. The time slot assigners should be programmed so that only one device is active at any time.

The PCM_TSC_x signal permits external bus drivers, possibly to go external to the board. Each PCM_TSC_x signal is opendrain so that multiple PCM_TSC_x pins can be connected together. For example, two Am186CC microcontrollers could be connected on the same PCM highway and (with proper configuration of the time slot assigners) could occupy different time slots. An external bus driver would need to be active for both Am186CC time slots. The open drain on the PCM_TSC_x pins permits them to be wired together to achieve this.

Figure 31. PCM Highway Waveforms (Timing Slave)

		Prelin	Unit						
No.	Symbol	Description	Min	Max	Unit				
1	t _{DCFH}	Delay time from CLK High to FSC High	0	30	ns				
2	t _{DCFL}	Delay time from CLK High to FSC Low	0	30	ns				

Table 22. PCM Highway Timing (Timing Master)¹

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.





Figure 32. PCM Highway Waveforms (Timing Master)

		Parameter	Prelin	ninary	Unit
No.	Symbol	Description	Min	Max	Unit
1	t _{TCLKPER}	DCE clock period	95	—	ns
2	t _{TCLKH}	DCE clock High	40	—	ns
3	t _{TCLKL}	DCE clock Low	40	—	ns
4	t _{TCLKO}	DCE clock to output delay	1	20	ns
5	t _{TCLKSU}	DCE clock setup	15	—	ns
6	t _{TCLKHD}	DCE clock hold	5	_	ns
7	t _{TCLKR}	DCE clock rise/fall	_	10	ns

 Table 23.
 DCE Interface Timing^{1, 2}

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. Timings are shown with TCLK and RCLK in the default mode without the optional clock inversion.










Table	24.	USB	Timing ^{1, 2}	2
-------	-----	-----	------------------------	---

		Parameter	Prelin 48 I	Unit	
No.	Symbol	Description	40 I Min	Max	
1	t _R	Rise time (CI = 50 pF)	4	20	ns
2	t _F	Fall time (Cl = 50 pF)	4	20	ns
3	t _{JR1}	Consecutive transition jitter (measured at crossover point)	-18.5	18.5	ns
4	t _{JR2}	Paired transition jitter (measured at crossover point)	-9	9	ns

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.

2. Parameters 3 (t_{JR1}) and 4 (t_{JR2}) show jitter for the receiver, not the transmitter. See the USB Version 1.0 specification for more details.





Figure 36. USB Receiver Jitter Tolerance

			Preliminary							
Parameter			25 MHz		40 MHz		50 MHz (Commercial Only)		Unit	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max		
1	t _{CLEV}	CLKOUT Low to SDEN valid	0	20	0	12	0	10	ns	
2	t _{CLSL}	CLKOUT Low to SCLK Low	0	20	0	15	0	12	ns	
3	t _{DVSH}	Data valid to SCLK High	10	_	5		5	—	ns	
4	t _{SHDX}	SCLK High to data invalid	3	_	2		2	_	ns	
5	t _{SLDV}	SCLK Low to data valid	—	20	_	12		10	ns	

Table 25. SSI Timing¹

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.



Notes:

- 1. SDEN is configured to be active High.
- 2. SCLK is configured to be CLKOUT/2.
- 3. Waveforms are shown for "normal" clock mode (i.e., transmit on negative edge of SCLK and receive on positive edge of SCLK).


Figure 37. Synchronous Serial Interface Waveforms


					Pre	liminary			
		Parameter	25 MHz		40 MHz		50 MHz (Commercial Only)		Unit
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	
1	t _{DVCL}	Data in setup	10	—	5	—	5	_	ns
2	t _{CLDX}	Data in hold	3	—	2	—	2	_	ns
5	t _{CLAV}	AD address valid delay	0	20	0	12	0	10	ns
7	t _{CLDV}	Data valid delay	0	20	0	12	0	10	ns
15	t _{CLAZ}	AD address float delay	0	20	0	12	0	10	ns
20	t _{CVCTV}	Control active delay 1	0	20	0	12	0	10	ns
25	t _{CLRL}	RD active delay	0	20	0	12	0	10	ns
27	t _{CLRH}	RD inactive delay	0	20	0	12	0	10	ns
30	t _{CLDOX}	Data hold time	0	—	0	_	0	—	ns
31	t _{CVCTX}	Control inactive delay	0	20	0	12	0	10	ns
68	t _{CHAV}	CLKOUT High to A address valid	0	20	0	12	0	10	ns
402	t _{COLV}	Column address valid delay	0	20	0	12	0	10	ns
403	t _{CHRAS}	Change in RAS delay	3	20	3	12	3	10	ns
404	t _{CHCAS}	Change in CAS delay	3	20	3	12	3	10	ns


Table 26. DRAM Timing¹


Notes:

1. All timing parameters are measured at V_{CC}/2 with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page A-12.













Figure 40. DRAM Write Cycle without Wait-States Waveform








Figure 42. DRAM Refresh Cycle Waveform

APPENDIX A—PIN TABLES

This appendix contains pin tables for the Am186CC controller. Several different tables are included with the following characteristics:

- Power-on reset pin defaults including pin numbers and multiplexed functions—Table 27 on page A-2.
- Multiplexed signal trade-offs—Table 28 on page A-5.
- Programmable I/O pins ordered by PIO pin number and multiplexed signal name, respectively, including pin numbers, multiplexed functions, and pin configurations following system reset—Table 29 on page A-8 and Table 30 on page A-9.
- Pinstraps and pinstrap options—Table 31 on page A-10.
- Pin and signal summary showing signal name and alternate function, pin number, I/O type, maximum load values, power-on reset default function, reset

state, POR default operation, hold state, and voltage column—Table 35 on page A-12.

For pin tables showing pins sorted by pin number and signal name, respectively, see Table 1, "PQFP Pin Assignments—Sorted by Pin Number" on page 10 and Table 2, "PQFP Pin Assignments—Sorted by Signal Name" on page 11.

For signal descriptions, see Table 4, "Signal Descriptions" on page 14.

In all tables the brackets, [], indicate alternate, multiplexed functions, and braces, { }, indicate reset configuration pins (pinstraps). The line over a pin name indicates an active Low. The word pin refers to the physical wire; the word signal refers to the electrical signal that flows through it.

Bus Interface Unit A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	Number 30 31 32 36 37 42 43 44 45 49 50 64 65 69 70 84	Signal	Signal	Signal — — — — — — — — — — — — — — — —		
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	30 31 32 36 37 42 43 44 45 49 50 64 65 69 70					
A1 A2 A2 A3 A4 A5 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A14 A15 A14 A15 A14 A15 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3 A	31 32 36 37 42 43 44 45 49 50 64 65 69 70					
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A14 A15 A14 A15 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	32 36 37 42 43 44 45 49 50 64 65 69 70					
A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	36 37 42 43 44 45 49 50 64 65 69 70					
A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	37 42 43 44 45 49 50 64 65 69 70					
A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD3	42 43 44 45 49 50 64 65 69 70					
A6 A6 A7 A8 A9 A10 A11 A12 A12 A13 A14 A15 A16 A17 A18 A19 A19 A10 A13 A14 A15 A14 A15 A14 A15 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3 AD3	43 44 45 49 50 64 65 69 70	_	—		—	
A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	44 45 49 50 64 65 69 70	_	—		—	
A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	45 49 50 64 65 69 70	_	—			
A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	49 50 64 65 69 70			—	—	
A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	50 64 65 69 70					
A11 A12 A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	64 65 69 70		_	—	_	—
A12 A13 A14 A15 A16 A17 A18 A17 A18 A19 AD0 AD1 AD2 AD3	65 69 70	—		—	_	—
A13 A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	69 70		—	—	_	
A14 A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3	70		—		_	
A15 A16 A17 A18 A19 AD0 AD1 AD2 AD3		_	—	—	—	—
A16 A17 A18 A19 AD0 AD1 AD2 AD3	84	_		—	_	
A17 A18 A19 AD0 AD1 AD2 AD3	. .			—		_
A18 A19 AD0 AD1 AD2 AD3	85		_	_	_	_
A19 AD0 AD1 AD2 AD3	88	_	_	_	_	_
A19 AD0 AD1 AD2 AD3	89	_	_	_	_	_
AD0 AD1 AD2 AD3	90	_	_	_		_
AD1 AD2 AD3 AD3	28		_	_		
AD2 AD3	34		_			_
AD3	38		_			
	46					
AD4	40 51					
AD5	66					
						—
AD6	86		—	—		
AD7	92		—	—		
AD8	29	—	—	—	_	—
AD9	35	—	—	—	—	
AD10	39		—	—		
AD11	47		—	—		
AD12	52	—	—	—	—	
AD13	67	—	—	—	—	—
AD14	87	—	—	—	—	—
AD15	93	<u> </u>		—		_
ALE	19	—	—	—	PIO33	—
ARDY	14	—	—	—	PIO8	—
BHE	20		_	—	PIO34	{ADEN}
BSIZE8	94	_	—	—	_	
DEN	18	DS	_	—	PIO30	_
DRQ1	105	_	—		_	-
DT/R	17				PIO29	<u> </u>
HLDA	98		_			<u> </u>
HOLD	99	_				+
RD	97					+
SO	57	_				{USBXCVR}
S1						
S1 S2	56		—	—	_	

	1		-On Reset (POR)		ntinuea)	
POR Default	Pin Number	Multiplexed Signal	Multiplexed Signal	Multiplexed Signal	PIO	Pinstrap
S6	54	—	_	_	—	—
SRDY	15	—		_	PIO35	—
WHB	95	—	_	—	—	—
WLB	96	—	—	—	_	—
WR	16	_	—	—	PIO15	—
Chip Selects						_
LCS	131	RAS0		_		_
MCS1	127	CAS1	_	_	_	_
MCS2	128	CAS0	_	_	_	_
PCS0	5	—	_	_	PIO13	{USBSEL1}
PCS1	6		_		PIO14	{USBSEL2}
PCS2	7		_			
PCS3	8					
UCS	132					{ONCE}
Reset/Clocks	102					
CLKOUT	60					
RES	114	—			—	—
RESOUT	58		—			
USBX1	75	—	—	—		—
USBX2	76	—	—	—	—	—
X1	73	—	—	—		—
X2	74	_	—	—		
Interrupts			I			
INT0	107	—	—	—	—	—
INT1	109	—	—	—	—	—
INT2	110		—	—		
INT3	111			—		_
INT4	112	—	—	—	—	—
INT5	113	—	_	_	—	—
NMI	115	—	_	—	_	—
Synchronous Co	ommunicati	ons Interfaces				
Channel A (DCE)					
DCE_RXD_A	118	GCI_DD_A	PCM_RXD_A	_	_	_
DCE_TXD_A	119	GCI_DU_A	PCM_TXD_A	_	_	_
DCE_RCLK_A	117	GCI_DCL_A	PCM_CLK_A	_	_	_
DCE_TCLK_A	116	GCI_FSC_A	PCM_FSC_A			_
		nannel D Handsha				
TXD_HU	26	_		_	_	<u> </u>
Debug Support	_~		I			
QS0	62	_	_			<u> </u>
QS1	63					
Universal Serial			I			+
USBD+	81	UDPLS				
USBD+ USBD-	81	UDMNS		—	—	+ —
	00	ODIVIIN9		—		+
PIOs		THOUS				-
PIO0	144	TMRIN1		—		
PIO1	143	TMROUT1				-
PIO2	10	PCS5	—	—		
PIO3	9	PCS4	—	—		{CLKSEL2}
PIO4	126	MCS0	—	—		{UCSX8}

 Table 27.
 Power-On Reset (POR) Pin Defaults (Continued)

	Table 27. Power-On Reset (POR) Pin Defaults (Continued)									
POR Default	Pin Number	Multiplexed Signal	Multiplexed Signal	Multiplexed Signal	PIO	Pinstrap				
PIO5	129	MCS3	RAS1	—		_				
PIO6	147	INT8	PWD			—				
PIO7	146	INT7	—	—		—				
PIO9	124	DRQ0	—			—				
PIO10	2	SDEN	—	_		—				
PIO11	3	SCLK	—	—		_				
PIO12	4	SDATA	—	—		_				
PIO16	25	RXD_HU	—	—		_				
PIO17	123	DCE_CTS_A	PCM_TSC_A	—		_				
PIO18	122	DCE_RTR_A	—	—		_				
PIO19	145	INT6	—	—		—				
PIO20	159	TXD_U	DCE_TXD_D	PCM_TXD_D		_				
PIO21	22	UCLK	USBSOF	USBSCI		_				
PIO22	150	DCE_RCLK_C	PCM_CLK_C	—		_				
PIO23	149	DCE_TCLK_C	PCM_FSC_C	—		_				
PIO24	157	CTS_U	DCE_TCLK_D	PCM_FSC_D		_				
PIO25	156	RTR_U	DCE_RCLK_D	PCM_CLK_D		_				
PIO26	158	RXD_U	DCE_RXD_D	PCM_RXD_D		_				
PIO27	142	TMRIN0	_	_		_				
PIO28	141	TMROUT0	_	—		_				
PIO31	13	PCS7	_	—		_				
PIO32	11	PCS6	_	—		_				
PIO36	138	DCE_RXD_B	PCM_RXD_B	—		_				
PIO37	139	DCE_TXD_B	PCM_TXD_B	—		_				
PIO38	137	DCE_CTS_B	PCM_TSC_B	—		_				
PIO39	136	DCE_RTR_B	_	—		_				
PIO40	135	DCE_RCLK_B	PCM_CLK_B	—		_				
PIO41	134	DCE_TCLK_B	PCM_FSC_B	—		_				
PIO42	153	DCE_RXD_C	PCM_RXD_C	—		_				
PIO43	154	DCE_TXD_C	PCM_TXD_C			_				
PIO44	152	DCE_CTS_C	PCM_TSC_C	—		_				
PIO45	151	DCE_RTR_C	_	—		_				
PIO46	24	CTS_HU	DCE_CTS_D	PCM_TSC_D		_				
PIO47	23	RTR_HU	DCE_RTR_D			_				
Reserved ¹	·	•	•							
RSVD_104	104	UXVRCV	_	_	_	_				
RSVD_103	103	UXVOE	_	_	_	_				
RSVD_102	102	UTXDMNS	—	—	_	_				
RSVD_101	101	UTXDPLS	_			_				

 Table 27.
 Power-On Reset (POR) Pin Defaults (Continued)

1. For default operation and reset states, refer to Table 35, "Pin List Summary," on page A-12.

DESIRED	FUNCTION		LOST FUN							
Interface	Name	Pin	Interface	Name	Interface	Name	Interface	Name	Interface	Name
Memory										
SRAM	LCS	131	DRAM	RAS0			_	_	_	
	MCS1	127	DIVAM	CASI	_		_		_	_
-	MCS2	128		CASO					_	_
-	MCS3	129		RASI	_	_	_			
DRAM	CASO	128	SRAM	MCS2	_				_	
BIOW	CAS1	127		MCS1	_	_	_		_	_
-	RASO	131		LCS	_		_		_	_
-	RASI	129		MCS3	_				_	
Synchron	ous Communica	-	nterfaces							
DCE	DCE_RXD_A	118	PCM	PCM_RXD_A	_	_	GCI	GCI_DD_A	PIO	_
Channel	DCE_TXD_A	119	Channel	PCM_TXD_A	_		Channel	GCI_DU_A		
A	DCE_RCLK_A	117	A	PCM_CLK_A	_		A	GCI_DCL_A	-	
-	DCE_TCLK_A	116		PCM_FSC_A	_	_	-	GCI_DCL_A	-	
-	DCE_CTS_A	123		PCM_TSC_A				GCI_FSC_A	-	PIO17
-				PCIM_15C_A			-		-	
	DCE_RTR_A	122		_	—	_		—		PIO18
DCE Channel	DCE_RXD_B	138	PCM Channel	PCM_RXD_B	—	_	—		PIO	PIO36
B	DCE_TXD_B	139	B	PCM_TXD_B	—			—	-	PIO37
	DCE_RCLK_B	135		PCM_CLK_B	—	_	-	—	-	PIO40
	DCE_TCLK_B	134		PCM_FSC_B	—	_			-	PIO41
	DCE_CTS_B	137		PCM_TSC_B	—	_			-	PIO38
2.07	DCE_RTR_B	136			—		—	—		PIO39
DCE Channel	DCE_RXD_C	153	PCM Channel	PCM_RXD_C	—		GCI to PCM		PIO	PIO42
C	DCE_TXD_C	154	C	PCM_TXD_C	—		- Con-		-	PIO43
-	DCE_RCLK_C	150		PCM_CLK_C	—	_	version	PCM_CLK_C	-	PIO22
-	DCE_TCLK_C	149		PCM_FSC_C	—		_	PCM_FSC_C	4	PIO23
-	DCE_CTS_C	152		PCM_TSC_C	—	—				PIO44
	DCE_RTR_C	151		_	—	_		_		PIO45
DCE	DCE_RXD_D	158	PCM	PCM_RXD_D	Low-	RXD_U	High-		PIO	PIO26
Channel	DCE_TXD_D	159	Channel	PCM_TXD_D	Speed	TXD_U	Speed			PIO20
D	DCE_RCLK_D	156	D	PCM_CLK_D	UART	RTR_U	UART (Flow			PIO25
-	DCE_TCLK_D	157		PCM_FSC_D]	CTS_U	Control)			PIO24
-	DCE_CTS_D	24		PCM_TSC_D		_		CTS_HU		PIO46
	DCE_RTR_D	23		_		_		RTR_HU		PIO47
PCM	PCM_RXD_A	118	DCE	DCE_RXD_A	—	—	GCI	GCI_DD_A	PIO	
Channel	PCM_TXD_A	119	Channel	DCE_TXD_A	—	_	Channel	GCI_DU_A]	_
A	PCM_CLK_A	117	A	DCE_RCLK_A	—		A	GCI_DCL_A	1	
	PCM_FSC_A	116		DCE_TCLK_A	_	_	1	GCI_FSC_A	1	_
	PCM_TSC_A	123		DCE_CTS_A	_	_	1		1	PIO17
PCM	PCM_RXD_B	138	DCE	DCE_RXD_B		_			PIO	PIO36
Channel	PCM_TXD_B	139	Channel	DCE_TXD_B			<u> </u>			PIO37
В	PCM_CLK_B	135	В	DCE_RCLK_B	_				1	PIO40
	PCM_FSC_B	134		DCE_TCLK_B	_	_	<u> </u>			PIO41
	PCM_TSC_B	137		DCE_CTS_B			_			PIO38
	· •· •••_b	101	1	202_010_0			1	1		000

Table 28. Multiplexed Signal Trade-offs

DESIDED	FUNCTION		LOST FUNCTION							
Interface	Name	Pin	Interface	Name	Interface	Name	Interface	Name	Interface	Name
PCM	PCM_RXD_C	153	DCE	DCE_RXD_C		Name			PIO	PIO42
Channel	PCM_RXD_C PCM_TXD_C	153	Channel	DCE_RXD_C			GCI to PCM		PIO	PIO42 PIO43
С			С				Con-	PCM_CLK_C		
	PCM_CLK_C	150		DCE_RCLK_C	—		version			PIO22
	PCM_FSC_C	149		DCE_TCLK_C	—	—	-	PCM_FSC_C		PIO23
DOM	PCM_TSC_C	152	DOF	DCE_CTS_C				—	DIO	PIO44
PCM Channel	PCM_RXD_D	158	DCE Channel	DCE_RXD_D	Low- Speed	RXD_U	High- Speed		PIO	PIO26
D	PCM_TXD_D	159	D	DCE_TXD_D	UART	TXD_U	UART			PIO20
	PCM_CLK_D	156		DCE_RCLK_D	ł	RTR_U	-			PIO25
	PCM_FSC_D	157		DCE_TCLK_D	ł	CTS_U	-	-		PIO24
	PCM_TSC_D	24		DCE_CTS_D		—		CTS_HU		PIO46
Low- Speed	RXD_U	158	DCE Channel	DCE_RXD_D	PCM Channel	PCM_RXD_D	—	—	PIO	PIO26
UART	TXD_U	159	D	DCE_TXD_D	D	PCM_TXD_D	—	—		PIO20
	RTR_U	156		DCE_RCLK_D		PCM_CLK_D	—	—		PIO25
	CTS_U	157		DCE_TCLK_D	Ĩ	PCM_FSC_D	_	—		PIO24
High-	RXD_HU	25	DCE	_	PCM	_	_	_	PIO	PIO16
Speed	TXD_HU	26	Channel		Channel		_	_		_
UART	RTR_HU	23	D	DCE_RTR_D	D		_			PIO47
	CTS_HU	24		DCE_CTS_D	ł	PCM_TSC_D				PIO46
GCI			DCE		PCM				PIO	11040
Channel	GCI_DD_A	118	Channel	DCE_RXD_A	Channel	PCM_RXD_A		—	PIO	
A	GCI_DU_A	119	А	DCE_TXD_A	A	PCM_TXD_A		—		
	GCI_DCL_A	117		DCE_RCLK_A	1	PCM_CLK_A		—		_
	GCI_FSC_A	116		DCE_TCLK_A		PCM_FSC_A	—	—		—
GCI to	PCM_CLK_C	150	DCE	DCE_RCLK_C	PCM	PCM_CLK_C	—	—	PIO	PIO22
PCM Con-	PCM_FSC_C	4.40	Channel C	DCE_TCLK_C	Channel C	PCM_FSC_C	_	—		PIO23
version		149	Ũ		Ű					
Miscellan	eous	•	-							
Bus	DEN	18	Bus	DS	_	_	_	—	_	_
Interface	DS	18	Interface	DEN	_		_		_	_
Clocks	UCLK	22	Clocks	USBSOF	Clocks	USBSCI	_		PIO	PIO21
CIOCKS	USBSOF	22	CIOCKS	UCLK	CIOCKS	USBSCI			FIO	PIO21
	USBSCI	22		UCLK	ł	USBSOF				PIO21
PIOs	000001	22		UCER		038301		<u> </u>		11021
1103	PIO0	144		TMRIN1		_				
	PIO1	144		TMROUT1						
	PIO2	143		PCS5						
		9		PCS5 PCS4						
	PIO3									
	PIO4	126		MCS0						
	PIO5	129		MCS3		RAS1				
	PIO6	147		INT8		PWD		—		-
	PIO7	146		INT7		—		—		
	PIO8	14		ARDY		—		—		
	PIO9	124		DRQ0		—		—		
	PIO10	2		SDEN		—		—		
	PIO11	3		SCLK		—		—		
	PIO12	4		SDATA		—		—		

Table 28. Multiplexed Signal Trade-offs (Continued)

DESIRED	FUNCTION		LOST FUN	NCTION						
Interface	Name	Pin	Interface	Name	Interface	Name	Interface	Name	Interface	Name
	PIO13	5		PCS0	1	_		_		
	PIO14	6		PCS1						
	PIO15	16		WR		—		—		
	PIO16	25		RXD_HU		—		—		
	PIO17	123		DCE_CTS_A		PCM_TSC_A		—		
	PIO18	122		DCE_RTR_A		—		—		
	PIO19	145		INT6		—		—		
	PIO20	159		TXD_U		DCE_TXD_D		PCM_TXD_D		
	PIO21	22		UCLK		USBSOF		USBSCI		
	PIO22	150		DCE_RCLK_C		PCM_CLK_C		—		
	PIO23	149		DCE_TCLK_C		PCM_FSC_C		—		
	PIO24	157		CTS_U		DCE_TCLK_D		PCM_FSC_D		
	PIO25	156		RTR_U		DCE_RCLK_D		PCM_CLK_D		
	PIO26	158		RXD_U		DCE_RXD_D		PCM_RXD_D		
	PIO27	142		TMRIN0		—		—		
	PIO28	141		TMROUT0		_		—		
	PIO29	17		DT/R		—		—		
	PIO30	18		DEN		DS		—		
	PIO31	13		PCS7		—		—		
	PIO32	11		PCS6		—		—		
	PIO33	19		ALE		—		—		
	PIO34	20		BHE		—		—		
	PIO35	15		SRDY		—		—		
	PIO36	138		DCE_RXD_B		PCM_RXD_B		—		
	PIO37	139		DCE_TXD_B		PCM_TXD_B		—		
	PIO38	137		DCE_CTS_B		PCM_TSC_B		—		
	PIO39	136		DCE_RTR_B		—		—		
	PIO40	135		DCE_RCLK_B		PCM_CLK_B		—		
	PIO41	134		DCE_TCLK_B		PCM_FSC_B		—		
	PIO42	153		DCE_RXD_C		PCM_RXD_C		_		
	PIO43	154		DCE_TXD_C		PCM_TXD_C		_		
	PIO44	152		DCE_CTS_C		PCM_TSC_C		_		
	PIO45	151		DCE_RTR_C		—		_		
	PIO46	24		CTS_HU		DCE_CTS_D		PCM_TSC_D		
	PIO47	23		RTR_HU		DCE_RTR_D		_		

Table 28. Multiplexed Signal Trade-offs (Continued)

PIO No.	Pin No.	Multiplexed Signal	Multiplexed Signal	Multiplexed Signal	Pin Configuration Following System Reset ¹
PIO0	144	TMRIN1	_	_	Input with pullup
PIO1	143	TMROUT1	—	_	Input with pulldown
PIO2	10	PCS5	_	_	Input with pullup
PIO3	9	PCS4	—	_	Input with pullup
PIO4	126	MCS0	—	_	Input with pullup
PIO5	129	MCS3	RAS1	—	Input with pullup
PIO6	147	INT8	PWD	—	Input with pullup
PIO7	146	INT7	—	—	Input with pullup
PIO8	14	ARDY	—	—	Alternate operation ²
PIO9	124	DRQ0	—	—	Input with pulldown
PIO10	2	SDEN	—	—	Input with pulldown
PIO11	3	SCLK	—	_	Input with pullup
PIO12	4	SDATA	—	_	Input with pullup
PIO13	5	PCS0			Alternate operation ²
PIO14	6	PCS1			Alternate operation ²
PIO15	16	WR			Alternate operation ²
PIO16	25	RXD_HU	_	_	Input with pullup
PIO17	123	DCE_CTS_A	PCM_TSC_A	_	Input with pullup
PIO18	122	DCE_RTR_A	_	_	Input with pullup
PIO19	145	INT6	_	—	Input with pullup
PIO20	159	TXD_U	DCE_TXD_D	PCM_TXD_D	Input with pullup
PIO21	22	UCLK	USBSOF	USBSCI	Input with pullup
PIO22	150	DCE_RCLK_C	PCM_CLK_C	—	Input with pulldown
PIO23	149	DCE_TCLK_C	PCM_FSC_C	—	Input with pulldown
PIO24	157	CTS_U	DCE_TCLK_D	PCM_FSC_D	Input with pullup
PIO25	156	RTR_U	DCE_RCLK_D	PCM_CLK_D	Input with pullup
PIO26	158	RXD_U	DCE_RXD_D	PCM_RXD_D	Input with pullup
PIO27	142	TMRIN0	_	—	Input with pullup
PIO28	141	TMROUT0	_	—	Input with pulldown
PIO29	17	DT/R	_	—	Alternate operation ²
PIO30	18	DEN	DS	—	Alternate operation ²
PIO31	13	PCS7	—	—	Input with pullup
PIO32	11	PCS6	_	_	Input with pullup
PIO33	19	ALE	_	_	Alternate operation ³
PIO34	20	BHE	_	_	Alternate operation ²
PIO35	15	SRDY	_	—	Alternate operation ²
PIO36	138	DCE_RXD_B	PCM_RXD_B	—	Input with pullup
PIO37	139	DCE_TXD_B	PCM_TXD_B	_	Input with pullup
PIO38	137	DCE_CTS_B	PCM_TSC_B	_	Input with pullup
PIO39	136	DCE_RTR_B		_	Input with pullup
PIO40	135	DCE_RCLK_B	PCM_CLK_B	_	Input with pullup
PIO41	134	DCE_TCLK_B	PCM_FSC_B	_	Input with pullup
PIO42	153	DCE_RXD_C	PCM_RXD_C	_	Input with pulldown
PIO43	154	DCE_TXD_C	PCM_TXD_C	_	Input with pulldown
PIO44	152	DCE_CTS_C	PCM_TSC_C	_	Input with pullup
PIO45	151	DCE_RTR_C		_	Input with pullup
PIO46	24	CTS_HU	DCE_CTS_D	PCM_TSC_D	Input with pullup
PIO47	23	RTR_HU	DCE_RTR_D		Input with pullup

Table 29. PIOs Sorted by PIO Number

Notes:

A-8

1. System reset is defined as a power-on reset (i.e., the RES input pin transitioning from its Low to High state) or a reset due to a watchdog timer timeout.

- 2. When used as a PIO, input with pullup option available.
- 3. When used as a PIO, input with a pulldown option available.

Signal	PIO No.	Pin No.	Multiplexed Signal	Multiplexed Signal	Pin Configuration Followin System Reset ¹
ALE	PIO33	19	_	_	Alternate operation ²
ARDY	PIO8	14	—	—	Alternate operation ³
BHE	PIO34	20	_	—	Alternate operation ³
CTS_HU	PIO46	24	DCE_CTS_D	PCM_TSC_D	Input with pullup
CTS_U	PIO24	157	DCE_TCLK_D	PCM_FSC_D	Input with pullup
DCE_CTS_A	PIO17	123	PCM_TSC_A		Input with pullup
DCE_CTS_B	PIO38	137	PCM_TSC_B	_	Input with pullup
DCE_CTS_C	PIO44	152	PCM_TSC_C	—	Input with pullup
DCE_RCLK_B	PIO40	135	PCM_CLK_B	—	Input with pullup
DCE_RCLK_C	PIO22	150	PCM_CLK_C	—	Input with pulldown
DCE_RTR_A	PIO18	122		_	Input with pullup
DCE_RTR_B	PIO39	136	_	_	Input with pullup
DCE_RTR_C	PIO45	151		_	Input with pullup
DCE_RXD_B	PIO36	138	PCM_RXD_B	_	Input with pullup
DCE_RXD_C	PIO42	153	PCM_RXD_C	_	Input with pulldown
DCE_TCLK_B	PIO41	134	PCM_FSC_B	_	Input with pullup
DCE_TCLK_C	PIO23	149	PCM_FSC_C	_	Input with pulldown
DCE_TXD_B	PIO37	139	PCM_TXD_B	_	Input with pullup
DCE_TXD_C	PIO43	154	PCM_TXD_C	_	Input with pulldown
DEN	PIO30	18	DS	_	Alternate operation ³
DRQ0	PIO9	124		_	Input with pulldown
DT/R	PIO29	17	_	_	Alternate operation ³
INT6	PIO19	145	_		Input with pullup
INT7	PIO7	146	_		Input with pullup
INT8	PIO6	140	PWD		Input with pullup
MCS0	PIO4	147			Input with pullup
MCS0 MCS3	PIO5	120	RAS1		Input with pullup
PCS0	PI03	5		_	Alternate operation ³
PCS0 PCS1	PI013		—	_	Alternate operation ³
PCS1 PCS4		6	—		
	PIO3	9	—		Input with pullup
PCS5	PIO2	10	_	_	Input with pullup
PCS6 PCS7	PIO32	11	_	_	Input with pullup
	PIO31	13		—	Input with pullup
RTR_HU	PIO47	23	DCE_RTR_D		Input with pullup
RTR_U	PIO25	156	DCE_RCLK_D	PCM_CLK_D	Input with pullup
RXD_HU	PIO16	25	—	—	Input with pullup
RXD_U	PIO26	158	DCE_RXD_D	PCM_RXD_D	Input with pullup
SCLK	PIO11	3	—	—	Input with pullup
SDATA	PIO12	4	—	—	Input with pullup
SDEN	PIO10	2	—	—	Input with pulldown
SRDY	PIO35	15	—	_	Alternate operation ³
TMRIN0	PIO27	142	_	_	Input with pullup
TMRIN1	PIO0	144			Input with pullup
TMROUT0	PIO28	141	—	—	Input with pulldown
TMROUT1	PIO1	143	—	—	Input with pulldown
TXD_U	PIO20	159	DCE_TXD_D	PCM_TXD_D	Input with pullup
UCLK	PIO21	22	USBSOF	USBSCI	Input with pullup
WR	PIO15	16			Alternate operation ³

Table 30. PIOs Sorted by Signal Name

Notes:

1. System reset is defined as a power-on reset (i.e., the RES input pin transitioning from its Low to High state) or a reset due to a watchdog timer timeout.

2. When used as a PIO, input with a pulldown option available.

3. When used as a PIO, input with a pullup option available.

Signal Name	Multiplexed Signal(s)	Description
{ADEN}	BHE PIO34	Address Enable: If {ADEN} is held High or left floating during power-on reset, the address portion of the AD bus (AD15–AD0) is enabled or disabled during LCS, UCS, or other memory bus cycles based on how the software configures the DA bit setting. In this case, the memory address is accessed on the A19–A0 pins. There is a weak internal pullup resistor on {ADEN} so no external pullup is required. This mode of operation reduces power consumption. If {ADEN} is held Low on power-on reset, the AD bus drives both addresses and data,
{CLKSEL1}	HLDA	regardless of how software configures the DA bit setting. CPU PLL Mode Select 1 determines the PLL mode for the system clock source.
{CLKSEL2}	[PCS4] PIO3	CPU PLL Mode Select 1 determines the PLL mode for the system clock source. CPU PLL Mode Select 2 is sampled on the rising edge of reset and determines the PLL mode for the system clock source. This pin has an internal pullup resistor that is active only during reset. There are four CPU PLL modes that are selected by the values of {CLKSEL1} and {CLKSEL2} as shown in Table 32. (For details on clocks see "Clock Generation and Control" on page 40.)
		Table 32. CPU PLL Modes
		{CLKSEL1}{CLKSEL2}CPU PLL Mode112X, CPU PLL enabled (default)104X, CPU PLL enabled011X, CPU PLL enabled00PLL Bypass
{ONCE}	UCS	ONCE Mode Request asserted Low places the Am186CC microcontroller into ONCE mode. Otherwise, the controller operates normally. In ONCE mode, all pins are three-stated and remain in that state until a subsequent reset occurs. To guarantee that the controller does not inadvertently enter ONCE mode, {ONCE} has a weak internal pullup resistor that is active only during a reset. A reset ending ONCE mode should be as long as a power-on reset for the PLL to stabilize.
{UCSX8}	[MCS0] PIO4	Upper Memory Chip Select, 8-Bit Bus asserted Low configures the upper chip select region for an 8-bit bus size. This pin has a pullup resistor that is active only during reset, so no external pullup is required to set the bus to 16-bit mode.
{USBSEL2}	PCS1 PIO14	USB Clock Mode Selects 1–2 select the USB PLL operating mode. The pins have internal pullups that are active only during reset. The USB PLL can operate in one of
{USBSEL1}	PCS0 PIO13	three modes. With a crystal and the internal USB oscillator or an external oscillator, the USB PLL can output 4x or 2x the input frequency. The USB PLL can also be disabled and the USB peripheral controller can receive its clock from the CPU PLL, which is the default mode. The pins are encoded as shown in Table 33. (For details on clocks see "Clock Generation and Control" on page 40.)
		Table 33. USB PLL Modes
		{USBSEL1}{USBSEL2}USB PLL Mode11Use system clock (after CPU PLL mode select), USB PLL disabled (default)104x, USB PLL enabled012x, USB PLL enabled00Reserved
{USBXCVR}	SO	USB External Transceiver Enable asserted Low disables the internal USB transceiver and enables the pins needed to hook up an external transceiver. This pin has a pullup resistor that is active only during reset, so no external pullup is required as long as the user ensures that this input is not driven Low during a power-on reset.

Table 31. Reset Configuration Pins (Pinstraps)¹

Notes:

1. A pinstrap is used to enable or disable features based on the state of the pin during an external reset. The pinstrap must be held in its desired state for at least 4.5 clock cycles after the deassertion of RES. The pinstraps are sampled in an external reset only (when RES is asserted), not during an internal watchdog timer-generated reset.

Pin List Table Column Definitions

The following paragraphs describes the individual columns of information in Table 35, "Pin List Summary," on page A-12. The pins are grouped alphabetically by function.

Note: All maximum delay numbers should be increased by 0.035 ns for every pF of load (up to a maximum of 150 pF) over the maximum load specified in Table 35 on page A-12.

Column #1—Signal Name, [Alternate Function], {Pinstrap}

This column denotes the primary and alternate functions of the pins. Most of the pins that have alternate functions are configured for these functions via firmware modifying values in the Peripheral Control Block. Refer to the $Am186 \ CC/CH/CU$ *Microcontrollers Register Set Manual*, order #21916, for full documentation of this process.

Brackets, [], are used to indicate the alternate, multiplexed function of a pin (i.e., not power-on reset default).

Braces, { }, are used to indicate the functionality of a pin only during a processor reset. These signals are called pinstraps. To select the desired configuration, the pinstraps are terminated internally with pullup resistors or externally with pulldown resistors. Their state is sampled during a processor reset and latched on the rising edge of reset. The signals must be held in the desired state for 4.5 system clock cycles after the deassertion of reset. Based on the pinstrap's state at the time they are latched, certain features of the Am186CC controller are enabled or disabled. All external termination should be implemented with 10kohm resistors on these signals.

The pinstraps are listed in Table 31, "Reset Configuration Pins (Pinstraps)," on page A-10.

Column #2—Pin No.

The pin number column identifies the pin number of the individual I/O signal on the package.

Column #3—Type

Definitions of the abbreviations in the Type column are shown in Table 34.

Table 34. F	Pin List Table	Definitions
-------------	----------------	-------------

Туре	Definition
[]	Pin alternate function
{ }	Pinstrap pin
В	Bidirectional
Н	High
LS	Programmable to hold last state of pin
0	Totem pole output
OD	Open drain output
OD-O	Open drain output or totem pole output
PD	Internal pulldown resistor
PU	Internal pullup resistor
STI	Schmitt trigger Input
STI-OD	Schmitt trigger input or open drain output
TS	Three-state output

Column #4—Max Load (pF)

The Max Load column designates the capacitive load at which the I/O timing for that pin is guaranteed.

Column #5—POR Default Function

The POR Default Function column shows the status of these pins after a power-on reset. In some cases the pin is the function outlined in the "Signal Name" column of the table. The signal name is listed in the POR Default Function column if the signal is the default function and not a PIO after a processor reset. In other cases the pin is a PIO configured as an input.

Column #6—Reset State

The Reset State column indicates the termination present on the signal at reset (pullup or pulldown) and indicates whether the signal is a three-stated output or a Schmitt trigger input. Refer to Table 34 for abbreviations used in this column.

Column #7—POR Default Operation

The POR Default Operation column describes the type of input and/or output that is default pin operation. Refer to Table 34 for abbreviations used in this column.

Column #8—Hold State

The Hold State column shows the state of the pin in hold state. Refer to Table 34 for abbreviations used in this column.

Column #9—5 V

A "5 V" in the 5-V column indicates 5-V tolerant inputs. These inputs are not damaged and do not draw excess power when driven with levels up to V_{CC} + 2.6 volts. These pins only drive to V_{CC} .

Table 35. Pin List Summary											
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V			
Bus Interface Unit											
A0	30	0	70	A0	TS-PD	0	TS-PD	5 V			
A1	31	0	70	A1	TS-PD	0	TS-PD	5 V			
A2	32	0	70	A2	TS-PD	0	TS-PD	5 V			
A3	36	0	70	A3	TS-PD	0	TS-PD	5 V			
A4	37	0	70	A4	TS-PD	0	TS-PD	5 V			
A5	42	0	70	A5	TS-PD	0	TS-PD	5 V			
A6	43	0	70	A6	TS-PD	0	TS-PD	5 V			
A7	44	0	70	A7	TS-PD	0	TS-PD	5 V			
A8	45	0	70	A8	TS-PD	0	TS-PD	5 V			
A9	49	0	70	A9	TS-PD	0	TS-PD	5 V			
A10	50	0	70	A10	TS-PD	0	TS-PD	5 V			
A11	64	0	70	A11	TS-PD	0	TS-PD	5 V			
A12	65	0	70	A12	TS-PD	0	TS-PD	5 V			
A13	69	0	70	A13	TS-PD	0	TS-PD	5 V			
A14	70	0	70	A14	TS-PD	0	TS-PD	5 V			
A15	84	0	70	A15	TS-PD	0	TS-PD	5 V			
A16	85	0	70	A16	TS-PD	0	TS-PD	5 V			
A17	88	0	70	A17	TS-PD	0	TS-PD	5 V			
A18	89	0	70	A18	TS-PD	0	TS-PD	5 V			
A19	90	0	70	A19	TS-PD	0	TS-PD	5 V			
AD0	28	В	70	AD0	TS-PD	В	TS	5 V			
AD1	34	В	70	AD1	TS-PD	В	TS	5 V			
AD2	38	В	70	AD2	TS-PD	В	TS	5 V			
AD3	46	В	70	AD3	TS-PD	В	TS	5 V			
AD4	51	В	70	AD4	TS-PD	В	TS	5 V			
AD5	66	В	70	AD5	TS-PD	В	TS	5 V			
AD6	86	В	70	AD6	TS-PD	В	TS	5 V			
AD7	92	В	70	AD7	TS-PD	В	TS	5 V			
AD8	29	В	70	AD8	TS-PD	В	TS	5 V			
AD9	35	В	70	AD9	TS-PD	В	TS	5 V			
AD10	39	В	70	AD10	TS-PD	В	TS	5 V			
AD11	47	В	70	AD11	TS-PD	В	TS	5 V			
AD12	52	В	70	AD12	TS-PD	В	TS	5 V			
AD13	67	В	70	AD13	TS-PD	В	TS	5 V			
AD14	87	В	70	AD14	TS-PD	В	TS	5 V			
AD15	93	В	70	AD15	TS-PD	В	TS	5 V			
ALE [PIO33]	19	O STI-PD [STI] [O]	50	ALE	TS-PD	0	TS-PD	5 V			
ARDY [PIO8]	14	STI-PU STI-PU [STI] [O]	50	ARDY	STI-PU	STI-PU	STI	5 V			

Table 35. Pin List Summary (Continued)										
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V		
BHE [<u>PIO34]</u> {ADEN}	20	O STI-PU [STI] [O] STI	50	BHE	STI-PU	Ο	TS-PU	5 V		
BSIZE8	94	0	50	BSIZE8	TS-PU	0	—	—		
DEN [DS] [PIO30]	18	O O STI-PU [STI] [O]	50	DEN	TS-PU	Ο	TS-PU	5 V		
[DRQ0] PIO9	124	STI-PD STI-PD [STI] [O]	50	PIO9	STI-PD	STI-PD [STI] [O]	_	5 V		
DRQ1	105	STI-PD	_	DRQ1	STI-PD	STI-PD	_	5 V		
DT/R [PIO29]	17	O STI-PU [STI] [O]	50	DT/R	TS-PU	0	TS-PU	5 V		
HLDA {CLKSEL1}	98	O STI	50	HLDA	STI-PU	0	Н	5 V		
HOLD	99	STI		HOLD	STI-PD	STI	Н	5 V		
RD	97	0	70	RD	TS-PU	0	TS-PU	5 V		
S0 {USBXCVR}	57	O STI	50	S 0	STI-PU	0	TS	5 V		
S1	56	0	50	S1	TS-PU	0	TS	5 V		
S2	55	0	50	S2	TS-PU	0	TS	5 V		
S6	54	0	50	S6	TS-PD	0	TS	5 V		
SRDY [PIO35]	15	STI-PU STI-PU [STI] [O]	50	SRDY	STI-PU	STI-PU	_	5 V		
WHB	95	0	70	WHB	TS-PU	0	TS-PU	5 V		
WLB	96	0	70	WLB	TS-PU	0	TS-PU	5 V		
WR [PIO15]	16	O STI-PU [STI] [O] STI	50	WR	STI-PU	о	TS-PU	5 V		
Chip Selects										
LCS [RAS0]	131	0 0	50	LCS	TS-PU	о	TS-PU	5 V		
[MCS0] PIO4 {UCSX8}	126	O STI-PU [STI] [O] STI	50	PIO4	STI-PU	STI-PU [STI] [O]	TS-PU	5 V		
MCS1 [CAS1]	127	0 0	50	MCS1	TS-PU	0	TS-PU	5 V		
MCS2 [CAS0]	128	0 0	50	MCS2	TS-PU	0	TS-PU	5 V		
[<u>MCS3]</u> [RAS1] PIO5	129	O O STI-PU [STI] [O]	50	PIO5	STI-PU	STI-PU [STI] [O]	TS-PU	5 V		
PCS0 [PIO13] {USBSEL1}	5	O STI-PU [STI] [O] STI	50	PCS0	STI-PU	Ο	TS-PU	5 V		
PCS1 [PIO14] {USBSEL2}	6	O STI-PU [STI] [O] STI	50	PCS1	STI-PU	Ο	TS-PU	5 V		
PCS2	7	0	50	PCS2	TS-PU	0	TS-PU	5 V		

Table 35. Pin List Summary (Continued)										
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V		
PCS3	8	0	50	PCS3	TS-PU	0	TS-PU	5 V		
[PCS4] PIO3 {CLKSEL2}	9	O STI-PU [STI] [O] STI	50	PIO3	STI-PU	STI-PU [STI] [O]	TS-PU	5 V		
[PCS5] PIO2	10	O STI-PU [STI] [O]	50	PIO2	STI-PU	0	TS-PU	5 V		
[PCS6] PIO32	11	O STI-PU [STI] [O]	50	PIO32	STI-PU	STI-PU [STI] [O]	TS-PU	5 V		
[PCS7] PIO31	13	O STI-PU [STI] [O]	50	PIO31	STI-PU	STI-PU [STI] [O]	TS-PU	5 V		
UCS {ONCE}	132	O STI	50	UCS	STI-PU	0	TS-PU	5 V		
Reset/Clocks										
CLKOUT	60	0	70	CLKOUT	_	0		—		
RES	114	ST		RES	STI	STI		5 V		
RESOUT	58	0	50	RESOUT	Н	0	_	5 V		
[UCLK] [USBSOF] [USBSCI] PIO21	22	STI O STI STI-PU [STI] [O]	50	PIO21	STI-PU	STI-PU [STI] [O]	_	5 V		
USBX1	75	STI		USBX1	—	STI	_	—		
USBX2	76	0		USBX2	—	0		—		
X1	73	STI	_	X1	—	STI	_	—		
X2	74	0	_	X2	—	0	_	—		
Programmable Time	ers									
[TMRIN0] PIO27	142	STI-PU STI-PU [STI] [O]	50	PIO27	STI-PU	STI-PU [STI] [O]	_	5 V		
[TMRIN1] PIO0	144	STI-PU STI-PU [STI] [O]	50	PIO0	STI-PU	STI-PU [STI] [O]	-	5 V		
[TMROUT0] PIO28	141	O STI-PD [STI] [O]	50	PIO28	STI-PD	STI-PD [STI] [O]	TS	5 V		
[TMROUT1] PIO1	143	O STI-PD [STI] [O]	50	PIO1	STI-PD	STI-PD [STI] [O]	TS	5 V		
Interrupts										
INT0	107	STI	_	INT0	STI-PU	STI		5 V		
INT1	109	STI	_	INT1	STI-PU	STI	_	5 V		
INT2	110	STI		INT2	STI-PU	STI		5 V		
INT3	111	STI		INT3	STI-PU	STI		5 V		
INT4	112	STI		INT4	STI-PU	STI	—	5 V		
INT5	113	STI		INT5	STI-PU	STI	—	5 V		
[INT6] PIO19	145	STI STI-PU [STI] [O]	50	PIO19	STI-PU	STI-PU [STI] [O]	_	5 V		
[INT7] PIO7	146	STI STI-PU [STI] [O]	50	PIO7	STI-PU	STI-PU [STI] [O]		5 V		

Table 35. Pin List Summary (Continued)											
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V			
[INT8] [PWD] PIO6	147	STI STI STI-PU [STI] [O]	50	PIO6	STI-PU	STI-PU [STI] [O]	_	5 V			
NMI	115	STI	_	NMI	STI-PU	STI	—	5 V			
Synchronous Communications Interfaces											
Channel A				1							
DCE_RXD_A [GCI_DD_A] [PCM_RXD_A]	118	STI B-OD STI	50	DCE_RXD_A	STI-PU	STI		5 V			
DCE_TXD_A [GCI_DU_A] [PCM_TXD_A]	119	O-OD B-OD O-LS-OD	50	DCE_TXD_A	TS-PU	OD-O		5 V			
DCE_RCLK_A [GCI_DCL_A] [PCM_CLK_A]	117	STI STI STI	_	DCE_RCLK_A	STI-PU	STI	_	5 V			
DCE_TCLK_A [GCI_FSC_A] [PCM_FSC_A]	116	STI STI STI	—	DCE_TCLK_A	STI-PU	STI	—	5 V			
[DCE_CTS_A] [PCM_TSC_A] PIO17	123	STI OD STI-PU [STI] [O]	50	PIO17	STI-PU	STI-PU [STI] [O]	—	5 V			
[DCE_RTR_A] PIO18	122	O STI-PU [STI] [O]	30	PIO18	STI-PU	STI-PU [STI] [O]	_	5 V			
Channel B				1							
[DCE_RXD_B] [PCM_RXD_B] PIO36	138	STI STI STI-PU [STI] [O]	50	PIO36	STI-PU	STI-PU [STI] [O]	_	5 V			
[DCE_TXD_B] [PCM_TXD_B] PIO37	139	OD-O O-LS-OD STI-PU [STI] [O]	50	PIO37	STI-PU	STI-PU [STI] [O]	_	5 V			
[DCE_RCLK_B] [PCM_CLK_B] PIO40	135	STI STI STI-PU [STI] [O]	50	PIO40	STI-PU	STI-PU [STI] [O]	_	5 V			
[DCE_TCLK_B] [PCM_FSC_B] PIO41	134	STI STI STI-PU [STI] [O]	50	PIO41	STI-PU	STI-PU [STI] [O]	_	5 V			
[DCE_CTS_B] [PCM_TSC_B] PIO38	137	STI OD STI-PU [STI] [O]	50	PIO38	STI-PU	STI-PU [STI] [O]	_	5 V			
[DCE_RTR_B] PIO39	136	O STI-PU [STI] [O]	30	PIO39	STI-PU	STI-PU [STI] [O]	—	5 V			
Channel C	1	1		1							
[DCE_RXD_C] [PCM_RXD_C] PIO42	153	STI STI STI-PD [STI] [O]	50	PIO42	STI-PD	STI-PD [STI] [O]	_	5 V			
[DCE_TXD_C] [PCM_TXD_C] PIO43	154	OD-O O-LS-OD STI-PD [STI] [O]	50	PIO43	STI-PD	STI-PD [STI] [O]	_	5 V			


	Table 35. Pin List Summary (Continued)										
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V			
[DCE_RCLK_C] [PCM_CLK_C] PIO22	150	STI STI-O STI-PD [STI] [O]	50	PIO22	STI-PD	STI-PD [STI] [O]	_	5 V			
[DCE_TCLK_C] [PCM_FSC_C] PIO23	149	STI STI-O STI-PD [STI] [O]	50	PIO23	STI-PD	STI-PD [STI] [O]	—	5 V			
[DCE_CTS_C] [PCM_TSC_C] PIO44	152	STI OD STI-PU [STI] [O]	50	PIO44	STI-PU	STI-PU [STI] [O]	—	5 V			
[DCE_RTR_C] PIO45	151	O STI-PU [STI] [O]	30	PIO45	STI-PU	STI-PU [STI] [O]	—	5 V			
Low-Speed UART/Sy	nchronou	s Communicatio	ons Chan	nel D							
[RXD_U] (UART) [DCE_RXD_D] [PCM_RXD_D] PIO26	158	STI STI STI STI-PU [STI] [O]	50	PIO26	STI-PU	STI-PU [STI] [O]	_	5 V			
[TXD_U] (UART) [DCE_TXD_D] [PCM_TXD_D] PIO20	159	O OD-O O-LS-OD STI-PU [STI] [O]	50	PIO20	STI-PU	STI-PU [STI] [O]	—	5 V			
[CTS_U] (UART) [DCE_TCLK_D] [PCM_FSC_D] PIO24	157	STI STI STI STI-PU [STI] [O]	50	PIO24	STI-PU	STI-PU [STI] [O]	_	5 V			
[RTR_U] (UART) [DCE_RCLK_D] [PCM_CLK_D] PIO25	156	0 STI STI STI-PU [STI] [O]	30	PIO25	STI-PU	STI-PU [STI] [O]	_	5 V			
High-Speed UART	I			L	1						
[RXD_HU] PIO16	25	STI STI-PU [STI] [O]	50	PIO16	STI-PU	STI-PU [STI] [O]	_	5 V			
TXD_HU	26	0	30	TXD_HU	TS-PU	0	_	5 V			
[<u>CTS_HU]</u> [DCE_CTS_D] [PCM_TSC_D] PIO46	24	STI STI OD STI-PU [STI] [O]	50	PIO46	STI-PU	STI-PU [STI] [O]	—	5 V			
[RTR_HU] [DCE_RTR_D] PIO47	23	O O STI-PU [STI] [O]	30	PIO47	STI-PU	STI-PU [STI] [O]	_	5 V			
Debug Support											
QS0	62	0	30	QS0	TS-PD	0	—	5 V			
QS1	63	0	30	QS1	TS-PD	0	—	5 V			
Universal Serial Bus	Γ	1				1					
USBD+ [UDPLS]	81	B STI	_	USBD+	TS	В	—	—			
USBD- [UDMNS]	80	B STI	_	USBD-	TS	В	_	_			

Table 35. Pin List Summary (Continued)								
Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V
Synchronous Serial	Interface			1		1		
[SCLK] PIO11	3	O STI-PU [STI] [O]	50	PIO11	STI-PU	STI-PU [STI] [O]	_	5 V
[SDATA] PIO12	4	O STI-PU [STI] [O]	50	PIO12	STI-PU	STI-PU [STI] [O]	_	5 V
[SDEN] PIO10	2	O STI-PD [STI] [O]	50	PIO10	STI-PD	STI-PD [STI] [O]	_	5 V
Reserved Pins								
RSVD_104 [UXVRCV]	104	— STI	_	_	STI-PU	_	_	_
RSVD_103 [UXVOE]	103		50	_	TS-PU	_	_	_
RSVD_102 [UTXDMNS]	102		50	_	PU	_		_
RSVD_101 [UTXDPLS]	101	 0	50	_	PU	_	_	_
Power and Ground					•			
V _{CC}	12			—	—	—	_	—
V _{CC}	27			—	—	—		—
V _{CC}	40			—	—	—		—
V _{CC}	48	_		—	_	—		—
V _{CC}	59	—		—	_	_	_	—
V _{CC}	68	—	_	—	_	—	_	_
V _{CC}	78	—	_	—	_	—	_	_
V _{CC}	91	—	_	_	_	—	_	—
V _{CC}	106			_	_			_
V _{CC}	120			_	_	_	_	_
V _{CC}	125	_		_	_	_		_
V _{CC}	133	_	_	_	_	_		_
V _{CC}	148	—		_		_		_
V _{CC}	160	_		_		_		_
V _{CC} _A	77	_		_		_		_
V _{CC} _USB	79		_	_	_	_	_	_
V _{SS}	1	_	_		_			_
V _{SS}	21				_		_	_
V _{SS}	33			_	_			_
V _{SS}	41							_
V _{SS}	53	<u> </u>						
V _{SS}	61	_						
	71							
V _{SS}	83							
V _{SS}	100							
V _{SS}		+						
V _{SS}	108	—		—		—		
V _{SS}	121			—	—	—	—	

Signal Name [Alternate Function] {Pinstrap}	Pin No.	Туре	Max Load (pF)	POR Default Function	Reset State	POR Default Operation	Hold State	5 V
V _{SS}	130	—	—	—	—	—	—	
V _{SS}	140	—	—	—	—	_	—	_
V _{SS}	155	—	—	—	—	—	—	
V _{SS} _A	72	—	_	—	_	—	_	
V _{SS} _USB	82	—	—	_	—	_	—	—


 Table 35.
 Pin List Summary (Continued)

APPENDIX B—PHYSICAL DIMENSIONS: PQR160, PLASTIC QUAD FLAT PACK (PQFP)



16-038-PQR-1 PQR160 12-22-95 lv

APPENDIX C—CUSTOMER SUPPORT



Related AMD Products—E86[™] Family Devices

Dovico	
Device	

Description

Device	Description
80C186/80C188	16-bit microcontroller
80L186/80L188	Low-voltage, 16-bit microcontroller
Am186™EM/Am188™EM	High-performance, 16-bit embedded microcontroller
Am186EMLV/Am188EMLV	High-performance, 16-bit embedded microcontroller
Am186ES/Am188ES	High-performance, 16-bit embedded microcontroller
Am186ESLV/Am188ESLV	High-performance, 16-bit embedded microcontroller
Am186ED	High-performance, 80C186- and 80C188-compatible, 16-bit embedded microcontroller with 8- or 16-bit external data bus
Am186EDLV	High-performance, 80C186- and 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8- or 16-bit external data bus
Am186ER/Am188ER	High-performance, low-voltage, 16-bit embedded microcontroller with 32 Kbyte of in- ternal RAM
Am186CC	High-performance, 16-bit embedded communications controller
Am186CH	High-performance, 16-bit embedded HDLC microcontroller
Am186CU	High-performance, 16-bit embedded USB microcontroller
Élan™SC300	High-performance, highly integrated, low-voltage, 32-bit embedded microcontroller
ÉlanSC310	High-performance, single-chip, 32-bit embedded PC/AT microcontroller
ÉlanSC400	Single-chip, low-power, PC/AT-compatible microcontroller
ÉlanSC410	Single-chip, PC/AT-compatible microcontroller
ÉlanSC520	High-performance, 32-bit embedded microcontroller
Am386®DX	High-performance, 32-bit embedded microprocessor with 32-bit external data bus
Am386®SX	High-performance, 32-bit embedded microprocessor with 16-bit external data bus
Am486®DX	High-performance, 32-bit embedded microprocessor with 32-bit external data bus
Am5 _x 86®	High-performance, 32-bit embedded microprocessor with 32-bit external data bus
AMD-K6™E	High-performance, 32-bit embedded microprocessor with 64-bit external data bus
AMD-K6 [™] -2E	High-performance, 32-bit embedded microprocessor with 64-bit external data bus and 3DNow!™ technology

Notes:

1. 186 = 16-bit microcontroller and 80C186-compatible (except where noted otherwise); 188 = 16-bit microcontroller with 8-bit external data bus and 80C188-compatible (except where noted otherwise); LV = low voltage

Related Documents

The following documents provide additional information regarding the Am186CC microcontroller.

- Am186TMCC/CH/CU Microcontrollers User's Manual, order #21914
- Am186TMCC/CH/CU Microcontrollers Register Set Manual, order #21916
- Am186[™] and Am188[™] Family Instruction Set Manual, order #21267
- Interfacing an Am186[™]CC Communications Controller to an AMD SLAC[™] Device Using the Enhanced SSI Application Note, order #21921

Other information of interest includes:

■ E86TM Family Products and Development Tools CD, order #21058

Am186CC/CH/CU Microcontroller Customer Development Platform

The Am186CC/CH/CU customer development platform (CDP) is provided as a test and development platform for the Am186CC/CH/CU microcontrollers. The Am186CC/CH/CU CDP ships with the Am186CC microcontroller. Because this device supports a superset of the features of the Am186CH HDLC and the Am186CU USB microcontrollers, the development platform can be used to evaluate the Am186CH and the Am186CU devices.

The CDP is divided into two major sections: a main board and a development module. The main board serves as the primary platform for silicon evaluation and software development. The board provides connectors for accessing the major communications peripherals, switches to easily configure the microcontroller, logic analyzer, and debug headers. The development module, which attaches to the top of the main board, provides ready-to-run hardware for three of the most common communications requirements:

- A 10 Mbit/s Ethernet connection
- An ISDN connection (with both an S/T and a U interface)
- Two POTS interfaces

The CDP provides a good starting point for hardware designers, and software development can begin immediately without the normal delay that occurs while waiting for prototypes.

The CDP also comes with AMD's CodeKit software that provides customers with pre-written driver software for the major communications peripherals associated with a typical Am186Cx design. Included are drivers for the HDLC channels, USB peripheral controller (for the Am186CU USB microcontroller), UARTs, PCnet-ISA II (AMD's single-chip Ethernet solution), and several other common peripherals. The CodeKit software comes complete with instructions, royalty-free distribution rights, and software in both binary and source code formats.

Third-Party Development Support Products

The FusionE86 Program of Partnerships for Application Solutions provides the customer with an array of products designed to meet critical time-tomarket needs. Products and solutions available from the AMD FusionE86 partners include protocol stacks, emulators, hardware and software debuggers, boardlevel products, and software development tools, among others.

In addition, mature development tools and applications for the x86 platform are widely available in the general marketplace.

Customer Service

The AMD customer service network includes U.S. offices, international offices, and a customer training center. Expert technical assistance is available from the AMD worldwide staff of field application engineers and factory support staff to answer E86 and Comm86 family hardware and software development questions.

Note: The support telephone numbers listed below are subject to change. For current telephone numbers, refer to **www.amd.com/support/literature**.

Hotline and World Wide Web Support

For answers to technical questions, AMD provides e-mail support as well as a toll-free number for direct access to our corporate applications hotline.

The AMD World Wide Web home page provides the latest product information, including technical information and data on upcoming product releases. In addition, EPD CodeKit software on the Web site provides tested source code example applications.

Corporate Applications Hotline

(800) 222-9323	Toll-free for U.S. and Canada
44-(0) 1276-803-299	U.K. and Europe hotline

Additional contact information is listed on the back of this datasheet. For technical support questions on all E86 and Comm86 products, send e-mail to **epd.support@amd.com**.

World Wide Web Home Page

To access the AMD home page go to: **www.amd.com**. Then follow the **Embedded Processors** link for information about E86 and Comm86 products.

Questions, requests, and input concerning AMD's WWW pages can be sent via e-mail to **webmaster@amd.com**.

Documentation and Literature

Free information such as data books, user's manuals, data sheets, application notes, the $E86^{TM}$ Family *Products and Development Tools CD*, order #21058, and other literature is available with a simple phone call. Internationally, contact your local AMD sales office for product literature. Additional contact information is listed on the back of this data sheet.

Literature Ordering

(800) 222-9323 Toll-free for U.S. and Canada

INDEX

Α

A19-A0 signals, 14 absolute maximum ratings, 45 AD15-AD0 signals, 14 address and data bus, 14, 17 address bus address bus disable in effect, 36 default operation, 35 description, 14, 17 ALE signal, 14 Am186CC controller architectural overview, 28 block diagram, 28 DC characteristics over commercial and industrial operating ranges, 46 detailed description. 28 distinctive characteristics, 1 general description, 1 I/O circuitry, 44 logic diagram by default pin function, 7 logic diagram by interface, 6 ordering information, 2 pin assignment tables, 10 pin tables (Appendix A), A-1 PQFP package, B-1 related AMD E86 family devices, C-1 signal description table, 14 static operation, 43 applications, 37 32-channel linecard system, 39 ISDN terminal adapter system, 38 ISDN to ethernet low-end router system, 38 architectural overview, 28 ARDY signal, 14 asynchronous communications asynchronous ready waveforms, 69 asynchronous serial ports (description), 31 baud clock, 43 High-Speed UART clocks, 43 High-Speed UART signal descriptions, 23 UART signal descriptions, 22

В

BHE signal, 15 block diagram, 28 BSIZE8 signal, 15 bus address bus description, 14, 17 bus hold timing, 69 bus status pins, 17 entering bus hold waveforms, 70 exiting bus hold waveforms, 70 bus interface signal list, 14

С

capacitance, 46 chip selects description, 34 ranges and DRAM configuration, 14, 20 signal descriptions, 19 CLKOUT signal, 17 clock CLKOUT signal description, 17 clock generation and control, 40 clock sharing by system and USB, 41 crystal parameters, 42 crystal selection, 42 crystal-driven clock source, 42 external clock source, 43 external interface to support clocks, 42-43 features, 40 High-Speed UART clocks, 43 PLL bypass mode, 43 suggested system clock frequencies, clock modes and crystal frequencies, 42 system and USB clock generation, 41 system clock, 40 system interfaces and clock control, 33 UART baud clock, 43 USB clock, 40 USB clock timing waveforms, 72 USB clocks timing, 72 CPU Am186 embedded CPU, 29 CPU PLL modes, A-10

crystal crystal-driven clock source, 42 parameters, 42 selecting a crystal, 42 suggested crystal frequencies, 42 customer support documentation and literature, C-3 hotline and web, C-2 literature ordering, C-3 ordering the Am186CC controller, 2 third-party development support products, C-2 web home page, C-3

D

DC characteristics over commercial and industrial operating ranges, 46 **USB**, 46 DCE (data communications equipment) DCE interface timing, 77 DCE receive waveforms, 77 DCE transmit waveforms, 77 signal descriptions, 23 DCE RCLK A signal, 23 DCE_RCLK_D signal, 25 DCE_RXD_A signal, 23 DCE_RXD_D signal, 24 DCE_TCLK_A signal, 24 DCE_TXD_A signal, 23 debug debug support signals, 19 DEN signal, 15 DMA (direct memory access) DMA request signals, 15 general-purpose DMA channels, 32 SmartDMA channels, 31 documentation, C-3 DRAM chip selects and DRAM configuration, 14 description, 34 read cycle with wait-states waveform, 81 read cycle without wait-states waveform, 80 refresh cycle waveform, 82 signal descriptions, 20 timing, 80 write cycle with wait-states waveform, 82 write cycle without wait-states waveform, 81 driver characteristics - universal serial bus, 45 DRQ1 signal, 15 DT/R signal, 15

Ε

emulation in-circuit emulator support, 37 evaluation platform, C-2

G

GCI (general circuit interface) bus timing, 73 bus waveforms, 73 description, 31 signal descriptions, 26

Η

HDLC (high-level data link control) channels, 31 signal descriptions, 23
High-Speed UART signal descriptions, 23
HLDA signal, 16
HOLD signal, 16
hotline and world wide web support, C-2

I/O I/O circuitry, 44 I/O space, 29 programmable I/O (PIO), 32 INT5–INT0 signals, 21 interrupts interrupt controller, 32 signal descriptions, 21

LCS signal, 19 logic diagram by default pin function, 7 logic diagram by interface, 6

Μ

MCS1 signal, 19 MCS2 signal, 19 memory memory organization, 29 segment register selection rules, 30 memory and peripheral interface, 33 multiplexed functions signal trade-offs, A-5 NMI signal, 21

0

Ν

operating ranges, 45 ordering information, 2

Ρ

package PQFP physical dimensions, B-1 PCM (pulse-code modulation) highway signal descriptions, 25 timing (timing master), 76 timing (timing slave), 74 waveforms (timing master), 76 waveforms (timing slave), 75 PCS0 signal, 20 PCS1 signal, 20 PCS2 signal, 20 PCS3 signal, 20 peripherals memory and peripheral interface, 33 peripheral timing, 65 peripheral timing waveforms, 65 system interfaces, 32 pins pin and signal tables, 9 pin assignments sorted by pin number, 10 pin assignments sorted by signal name, 11 pin connection diagram, 8 pin defaults, A-2 pin list summary, A-12 pin tables (Appendix A), A-1 pinstraps pinstraps table, A-10 PIO supply current limit, 44 PIO47-PIO0 signals, 22 PIOs (programmable I/Os) description, 32 signal descriptions, 22 sorted by pin number, A-8 sorted by signal name, A-9 PLL (phase-locked loop) modes, A-10 PLL bypass (CPU), A-10 PLL bypass mode, 43 system PLL, 40 USB PLL, 40 PLL bypass mode, 43 POR (power-on reset) pin defaults, A-2

power

power consumption calculation, 47 power supply operation, 44 supply connections, 44 supply current, 47 typical ICC versus frequency, 47 PQFP package physical dimensions, B-1

Q

QS1–QS0 signal, 19

R

RD signal, 16 read cycle timing, 58 read cycle waveforms, 60 **RES** signal, 18 reset definition of types, 13 power-on reset pin defaults table, A-2 signals related to reset, 67 timing, 66 waveforms, 66 reset configuration pins See pinstraps, A-10 **RESOUT** signal, 18 RSVD 101 pin, 18 RSVD_102 pin, 18 RSVD_103 pin, 18 RSVD_104 pin, 18

S

S0signal, 17S1signal, 17S2signal, 17S6signal, 16serial communications
asynchronous serial ports, 31
description, 30
GCI, 31
HDLC, 31
SmartDMA, 31
synchronous serial port, 32
TSAs, 31
USB, 30

signals multiplexed signal trade-offs table, A-5 pin and signal tables, 9 pin assignments sorted by signal name, 11 signal descriptions, 14 signals related to reset, 67 **SmartDMA** channels, 31 software halt cycle timing, 64 software halt cycle waveforms, 64 SRDY signal, 16 static operation, 43 switching characteristics and waveforms key to switching waveforms, 49 numerical key to switching parameter symbols, 54 over commercial/industrial operating ranges, 58 parameter symbols, 50 synchronous serial interface (SSI) signal descriptions, 23 synchronous ready waveforms, 68 synchronous serial port, 32 timing, 79 waveforms, 79 system system clock timing waveforms, 72 system clocks timing, 71

Т

thermal characteristics, 48 equations, 48 thermal resistance, 48 timers programmable timers, 32 signal descriptions, 22 timing asynchronous ready waveforms, 69 bus hold, 69 DCE interface, 77 **DRAM**, 80 external ready cycle, 68 GCI, 73 PCM highway, 74-76 peripheral timing, 65 read cycle timing, 58 reset, 66 software halt cycle, 64 SSI, 79 synchronous ready waveforms, 68 system clocks, 71 **USB**, 78 USB clocks, 72 write cycle timing, 61

TSAs (time slot assigners) description, 31 TXD_HU signal, 23

U

UART, 23 asynchronous ready waveforms, 69 asynchronous serial ports (description), 31 baud clock, 43 High-Speed UART clocks, 43 High-Speed UART signal descriptions, 23 UART signal descriptions, 22 UCS signal, 20 universal serial bus driver characteristics, 45 USB clock, 40 clock timing waveforms, 72 clocks timing, 72 data signal rise and fall times, 78 description, 30 external transceiver signals, 26 PLL modes, A-10 receiver jitter tolerance, 78 signal descriptions, 26 system and USB clock generation, 41 timing, 78 USBD-signal, 26 USBD+ signal, 26 USBX1 signal, 18 USBX2 signal, 18 UTXDMNS signal, 27 UTXDPLS signal, 27 UXVOE signal, 27 UXVRCV signal, 27

W

watchdog timer description, 33 RES and watchdog timer reset, 18 WHB signal, 17 WLB signal, 17 WR signal, 17 write cycle timing, 61 write cycle waveforms, 63 www home page, C-3 support, C-2

Χ

X1 signal, 18 X2 signal, 18

Trademarks

© 2000 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am5_x86, Am386, and Am486 are registered trademarks, and AMD-K6, 3DNow!, Am186, Am188, CodeKit, Comm86, E86, Élan, PCnet, SLAC, and SmartDMA are trademarks of Advanced Micro Devices, Inc.

FusionE86 is a service mark of Advanced Micro Devices, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Disclaimer

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

© 2000 Advanced Micro Devices, Inc. All rights reserved.