## SED1797Dob Series

## Contents

Overview .....  1
Features ..... 1
Block Diagram ..... 2
Bump Layout ..... 3
Bump Coordinates .....  .4
Functions of Pins ..... 7
Operations ..... 9
Shift Data Transfer ..... 9
Gate Output ..... 10
Timing Chart ..... 10
Absolute Maximum Ratings ..... 11
Recommended Operating Conditions ..... 12
Electrical Characteristics within Recommended Operating Conditions ..... 13
DC Characteristics ..... 13
AC Characteristics ..... 14
Input Timing Characteristics ..... 14
Output Timing Characteristics ..... 14

## Overview

SED1797 is a gate driver IC to drive the TFT-LCD panel. The amplitude of the gate output voltage is maximum 40 V , enabling output of negative voltage.
This IC incorporates a power circuit for internal logic, eliminating the need to supply separate power source for internal logic.
The bump layout of this IC is compatible with COG implementation, and it is possible to achieve a narrowframed and thin type module.

## Features

- Gate output voltage level: two values (VON/Voff)
- Gate output voltage amplitude: Max. 40V
- Input signal amplitude: Min. 1.8V
- Number of gate drive outputs: 240
- Pin selection in the output shift direction is possible.
- Asynchronous reset of data in the shift register is possible.
- The level shift circuit enables output of negative voltage from the gate outputs
- Complete with a built-in power circuit for internal logic.
- This IC does not incorporate X-ray resistant or lightresistant design.

In using semiconductor devices, follow the precautions below.
"Precautions for Handling the Product against Light"
Characteristics of semiconductor devices are affected when exposed to light. Therefore, this IC product may malfunction when exposed to light. In order to prevent malfunction of the IC due to exposure to light, take the following points in consideration for a substrate and any other product on which this IC is mounted.
(1) Develop design and implementation methods to achieve a light-shielding IC structure in actual operation.
(2) For the inspection process, prepare an environment where the light-shielding feature of the IC can be tested.
(3) Light-shielding design should include considerations for light-shielding features of the front and backside surfaces as well as side faces of the IC.

## Block Diagram



## Bump Layout



Shipping form:
Chip size:
Wafer thickness:

Bump shape:
Bump height (general standard)
Deviation of bump height (within a chip):
Bump hardness:

Chip
(X) $17.1 \mathrm{~mm} \times(\mathrm{Y}) 1.1 \mathrm{~mm}$
$625 \mu \mathrm{~m}$
Straight wall
$15 \pm 4 \mu \mathrm{~m}$
Range of $4 \mu \mathrm{~m}$
30 to 70 HV
(Unit: $\mu \mathrm{m}$ )

| Pin | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: |
| Input | 88 | 80 |
| Output | 45 | 80 |

Tolerance: $\pm 4 \mu \mathrm{~m}$

## Bump Coordinates

Unit: $\mu \mathrm{m}$

| No. | Signal Name | X <br> coordinate | $\mathbf{Y}$ <br> coordinate | No. | Signal Name | X <br> coordinate | Y coordinate | No. | Signal Name | X <br> coordinate | $\mathrm{Y}$ <br> coordinate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | DUMMY | -8172.8 | -420.6 | 51 | Voff | 2466.4 | -420.6 | 101 | 027 | 6600.8 | 423.0 |
| 2 | Vddh | -8024.8 |  | 52 | DUMMY | 2738.4 |  | 102 | 028 | 6536.8 |  |
| 3 | Vddh | -7872.8 |  | 53 | DUMMY | 2867.5 |  | 103 | 029 | 6472.8 |  |
| 4 | VDDH | -7716.8 |  | 54 | DUMMY | 3657.1 |  | 104 | O30 | 6408.8 |  |
| 5 | DUMMY | -7568.8 |  | 55 | CPV | 3938.7 |  | 105 | 031 | 6344.8 |  |
| 6 | Von | -7268.8 |  | 56 | DUMMY | 4086.7 |  | 106 | 032 | 6280.8 |  |
| 7 | Von | -7116.8 |  | 57 | DUMMY | 4234.8 |  | 107 | 033 | 6216.8 |  |
| 8 | Von | -6968.8 |  | 58 | DUMMY | 4382.7 |  | 108 | O34 | 6152.8 |  |
| 9 | DUMMY | -6139.2 |  | 59 | DUMMY | 5074.7 |  | 109 | 035 | 6088.8 |  |
| 10 | XRES | -5858.0 |  | 60 | SHL | 5356.3 |  | 110 | 036 | 6024.8 |  |
| 11 | DUMMY | -5706.0 |  | 61 | DUMMY | 5508.3 |  | 111 | 037 | 5960.8 |  |
| 12 | Vcc | -5558.0 |  | 62 | DUMMY | 5656.3 |  | 112 | 038 | 5896.8 |  |
| 13 | Vcc | -5410.0 |  | 63 | DUMMY | 5804.2 |  | 113 | 039 | 5832.8 |  |
| 14 | Vcc | -5262.0 |  | 64 | DIO2 | 5952.2 |  | 114 | 040 | 5768.8 |  |
| 15 | Vss | -5037.1 |  | 65 | DUMMY | 6233.8 |  | 115 | 041 | 5704.8 |  |
| 16 | Vss | -4889.1 |  | 66 | DUMMY | 6495.4 |  | 116 | 042 | 5640.8 |  |
| 17 | Vss | -4741.1 |  | 67 | DUMMY | 6643.4 |  | 117 | 043 | 5576.8 |  |
| 18 | Vss | -4589.1 |  | 68 | DUMMY | 6791.4 |  | 118 | 044 | 5512.8 |  |
| 19 | DUMMY | -4370.7 |  | 69 | DUMMY | 7306.5 |  | 119 | 045 | 5448.8 |  |
| 20 | DUMMY | -4118.7 |  | 70 | DUMMY | 7454.5 |  | 120 | 046 | 5384.8 |  |
| 21 | DUMMY | -3970.7 |  | 71 | DUMMY | 7706.6 |  | 121 | 047 | 5320.8 |  |
| 22 | DUMMY | -3822.7 |  | 72 | DIO1 | 7988.2 |  | 122 | 048 | 5256.8 |  |
| 23 | XOE | -3670.7 |  | 73 | DUMMY | 8136.2 | $\nabla$ | 123 | 049 | 5192.8 |  |
| 24 | DUMMY | -3389.1 |  | 74 | DUMMY | 8356.0 | 423.0 | 124 | 050 | 5128.8 |  |
| 25 | DUMMY | -2629.9 |  | 75 | 01 | 8264.8 |  | 125 | 051 | 5064.8 |  |
| 26 | DUMMY | -2477.9 |  | 76 | O2 | 8200.8 |  | 126 | 052 | 5000.8 |  |
| 27 | DUMMY | -2329.9 |  | 77 | O3 | 8136.8 |  | 127 | 053 | 4936.8 |  |
| 28 | VL | -2177.9 |  | 78 | 04 | 8072.8 |  | 128 | 054 | 4872.8 |  |
| 29 | DUMMY | -1959.5 |  | 79 | O5 | 8008.8 |  | 129 | 055 | 4808.8 |  |
| 30 | DUMMY | -1707.5 |  | 80 | 06 | 7944.8 |  | 130 | 056 | 4744.8 |  |
| 31 | DUMMY | -1559.5 |  | 81 | 07 | 7880.8 |  | 131 | 057 | 4680.8 |  |
| 32 | IPC | -1399.5 |  | 82 | 08 | 7816.8 |  | 132 | 058 | 4616.8 |  |
| 33 | DUMMY | -1117.9 |  | 83 | 09 | 7752.8 |  | 133 | 059 | 4552.8 |  |
| 34 | DUMMY | -865.9 |  | 84 | 010 | 7688.8 |  | 134 | 060 | 4488.8 |  |
| 35 | DUMMY | -717.9 |  | 85 | 011 | 7624.8 |  | 135 | 061 | 4424.8 |  |
| 36 | DUMMY | -570.0 |  | 86 | 012 | 7560.8 |  | 136 | 062 | 4360.8 |  |
| 37 | DUMMY | 136.8 |  | 87 | 013 | 7496.8 |  | 137 | 063 | 4296.8 |  |
| 38 | DUMMY | 284.8 |  | 88 | 014 | 7432.8 |  | 138 | 064 | 4232.8 |  |
| 39 | DUMMY | 432.8 |  | 89 | 015 | 7368.8 |  | 139 | 065 | 4168.8 |  |
| 40 | TEST | 580.8 |  | 90 | 016 | 7304.8 |  | 140 | 066 | 4104.8 |  |
| 41 | DUMMY | 862.4 |  | 91 | 017 | 7240.8 |  | 141 | 067 | 4040.8 |  |
| 42 | DUMMY | 1114.4 |  | 92 | 018 | 7176.8 |  | 142 | 068 | 3976.8 |  |
| 43 | DUMMY | 1262.4 |  | 93 | 019 | 7112.8 |  | 143 | 069 | 3912.8 |  |
| 44 | Vee | 1414.4 |  | 94 | O20 | 7048.8 |  | 144 | 070 | 3848.8 |  |
| 45 | Vee | 1562.4 |  | 95 | O21 | 6984.8 |  | 145 | 071 | 3784.8 |  |
| 46 | Vee | 1714.4 |  | 96 | 022 | 6920.8 |  | 146 | 072 | 3720.8 |  |
| 47 | DUMMY | 1866.4 |  | 97 | 023 | 6856.8 |  | 147 | 073 | 3656.8 |  |
| 48 | DUMMY | 2018.4 |  | 98 | 024 | 6792.8 |  | 148 | 074 | 3592.8 |  |
| 49 | Voff | 2166.4 |  | 99 | 025 | 6728.8 |  | 149 | 075 | 3528.8 |  |
| 50 | Voff | 2314.4 | $\nabla$ | 100 | 026 | 6664.8 | $\nabla$ | 150 | 076 | 3464.8 | $\nabla$ |

Unit: $\mu \mathrm{m}$

| No. | Signal Name |  | $\begin{array}{c\|} \mathbf{Y} \\ \text { coordinate } \end{array}$ | No. | Signal Name |  | $\begin{gathered} \mathbf{Y} \\ \text { coordinate } \end{gathered}$ | No. | Signal Name |  | $\begin{gathered} \mathbf{Y} \\ \text { coordinate } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 151 | 077 | 3400.8 | 423.0 | 201 | DUMMY | 160.0 | 423.0 | 251 | 0159 | -3080.8 | 423.0 |
| 152 | 078 | 3336.8 |  | 202 | DUMMY | 96.0 |  | 252 | 0160 | -3144.8 |  |
| 153 | 079 | 3272.8 |  | 203 | DUMMY | 32.0 |  | 253 | 0161 | -3208.8 |  |
| 154 | 080 | 3208.8 |  | 204 | DUMMY | -32.0 |  | 254 | 0162 | -3272.8 |  |
| 155 | 081 | 3144.8 |  | 205 | DUMMY | -96.0 |  | 255 | 0163 | -3336.8 |  |
| 156 | 082 | 3080.8 |  | 206 | DUMMY | -160.0 |  | 256 | 0164 | -3400.8 |  |
| 157 | 083 | 3016.8 |  | 207 | DUMMY | -224.0 |  | 257 | 0165 | -3464.8 |  |
| 158 | 084 | 2952.8 |  | 208 | DUMMY | -288.0 |  | 258 | 0166 | -3528.8 |  |
| 159 | 085 | 2888.8 |  | 209 | DUMMY | -325.0 |  | 259 | 0167 | -3592.8 |  |
| 160 | 086 | 2824.8 |  | 210 | DUMMY | -416.0 |  | 260 | 0168 | -3656.8 |  |
| 161 | 087 | 2760.8 |  | 211 | DUMMY | -480.0 |  | 261 | 0169 | -3270.8 |  |
| 162 | 088 | 2696.8 |  | 212 | DUMMY | -544.0 |  | 262 | 0170 | -3784.8 |  |
| 163 | 089 | 2632.8 |  | 213 | 0121 | -648.8 |  | 263 | 0171 | -3848.8 |  |
| 164 | 090 | 2568.8 |  | 214 | 0122 | -712.8 |  | 264 | 0172 | -3912.8 |  |
| 165 | 091 | 2504.8 |  | 215 | 0123 | -776.8 |  | 265 | 0173 | -3976.8 |  |
| 166 | 092 | 2440.8 |  | 216 | 0124 | -840.8 |  | 266 | 0174 | -4040.8 |  |
| 167 | 093 | 2376.8 |  | 217 | 0125 | -904.8 |  | 267 | 0175 | -4104.8 |  |
| 168 | 094 | 2312.8 |  | 218 | 0126 | -968.8 |  | 268 | 0176 | -4168.8 |  |
| 169 | 095 | 2248.8 |  | 219 | 0127 | -1032.8 |  | 269 | 0177 | -4232.8 |  |
| 170 | 096 | 2184.8 |  | 220 | 0128 | -1096.8 |  | 270 | 0178 | -4296.8 |  |
| 171 | 097 | 2120.8 |  | 221 | 0129 | -1160.8 |  | 271 | 0179 | -4360.8 |  |
| 172 | 098 | 2056.8 |  | 222 | 0130 | -1224.8 |  | 272 | 0180 | -4424.8 |  |
| 173 | 099 | 1992.8 |  | 223 | 0131 | -1288.8 |  | 273 | 0181 | -4488.8 |  |
| 174 | 0100 | 1928.8 |  | 224 | 0132 | -1352.8 |  | 274 | 0182 | -4552.8 |  |
| 175 | 0101 | 1864.8 |  | 225 | 0133 | -1416.8 |  | 275 | 0183 | -4616.8 |  |
| 176 | 0102 | 1800.8 |  | 226 | 0134 | -1480.8 |  | 276 | 0184 | -4680.8 |  |
| 177 | 0103 | 1736.8 |  | 227 | 0135 | -1544.8 |  | 277 | 0185 | -4744.8 |  |
| 178 | 0104 | 1672.8 |  | 228 | 0136 | -1608.8 |  | 278 | 0186 | -4808.8 |  |
| 179 | 0105 | 1608.8 |  | 229 | 0137 | -1672.8 |  | 279 | 0187 | -4872.8 |  |
| 180 | 0106 | 1544.8 |  | 230 | 0138 | -1736.8 |  | 280 | 0188 | -4936.8 |  |
| 181 | 0107 | 1480.8 |  | 231 | 0139 | -1800.8 |  | 281 | 0189 | -5000.8 |  |
| 182 | 0108 | 1416.8 |  | 232 | 0140 | -1864.8 |  | 282 | 0190 | -5064.8 |  |
| 183 | 0109 | 1352.8 |  | 233 | 0141 | -1928.8 |  | 283 | 0191 | -5128.8 |  |
| 184 | 0110 | 1288.8 |  | 234 | 0142 | -1992.8 |  | 284 | 0192 | -5192.8 |  |
| 185 | 0111 | 1224.8 |  | 235 | 0143 | -2056.8 |  | 285 | 0193 | -5256.8 |  |
| 186 | 0112 | 1160.8 |  | 236 | 0144 | -2120.8 |  | 286 | 0194 | -5320.8 |  |
| 187 | 0113 | 1096.8 |  | 237 | 0145 | -2184.8 |  | 287 | 0195 | -5384.8 |  |
| 188 | 0114 | 1032.8 |  | 238 | 0146 | -2248.8 |  | 288 | 0196 | -5448.8 |  |
| 189 | 0115 | 968.8 |  | 239 | 0147 | -2312.8 |  | 289 | 0197 | -5512.8 |  |
| 190 | 0116 | 904.8 |  | 240 | 0148 | -2376.8 |  | 290 | 0198 | -5576.8 |  |
| 191 | 0117 | 840.8 |  | 241 | 0149 | -2440.8 |  | 291 | 0199 | -5640.8 |  |
| 192 | 0118 | 776.8 |  | 242 | 0150 | -2504.8 |  | 292 | O200 | -5704.8 |  |
| 193 | 0119 | 712.8 |  | 243 | 0151 | -2568.8 |  | 293 | 0201 | -5768.8 |  |
| 194 | 0120 | 648.8 |  | 244 | 0152 | -2632.8 |  | 294 | 0202 | -5832.8 |  |
| 195 | DUMMY | 544.0 |  | 245 | 0153 | -2696.8 |  | 295 | 0203 | -5896.8 |  |
| 196 | DUMMY | 480.0 |  | 246 | 0154 | -2760.8 |  | 296 | O204 | -5960.8 |  |
| 197 | DUMMY | 416.0 |  | 247 | 0155 | -2824.8 |  | 297 | 0205 | -6024.8 |  |
| 198 | DUMMY | 352.0 |  | 248 | 0156 | -2888.8 |  | 298 | 0206 | -6088.8 |  |
| 199 | DUMMY | 288.0 |  | 249 | 0157 | -2652.8 |  | 299 | 0207 | -6152.8 |  |
| 200 | DUMMY | 224.0 | V | 250 | 0158 | -3016.8 | $\checkmark$ | 300 | 0208 | -6216.8 | $\nabla$ |

Unit: $\mu \mathrm{m}$

| No. | Signal Name | X coordinate | $\mathbf{Y}$ <br> coordinate |
| :---: | :---: | :---: | :---: |
| 301 | 0209 | -6280.8 | 423.0 |
| 302 | 0210 | -6344.8 |  |
| 303 | 0211 | -6408.8 |  |
| 304 | 0212 | -6472.8 |  |
| 305 | 0213 | -6536.8 |  |
| 306 | 0214 | -6600.8 |  |
| 307 | 0215 | -6664.8 |  |
| 308 | 0216 | -6728.8 |  |
| 309 | 0217 | -6792.8 |  |
| 310 | 0218 | -6856.8 |  |
| 311 | 0219 | -6920.8 |  |
| 312 | 0220 | -6984.8 |  |
| 313 | 0221 | -7048.8 |  |
| 314 | 0222 | -7112.8 |  |
| 315 | 0223 | -7176.8 |  |
| 316 | 0224 | -7240.8 |  |
| 317 | 0225 | -7304.8 |  |
| 318 | 0226 | -7368.8 |  |
| 319 | 0227 | -7432.8 |  |
| 320 | 0228 | -7496.8 |  |
| 321 | 0229 | -7560.8 |  |
| 322 | 0230 | -7624.8 |  |
| 323 | 0231 | -7688.8 |  |
| 324 | 0232 | -7752.8 |  |
| 325 | 0233 | -7816.8 |  |
| 326 | 0234 | -7880.8 |  |
| 327 | 0235 | -7944.8 |  |
| 328 | 0236 | -8008.8 |  |
| 329 | 0237 | -8072.8 |  |
| 330 | 0238 | -8136.8 |  |
| 331 | 0239 | -8200.8 |  |
| 332 | 0240 | -8264.8 |  |
| 333 | DUMMY | -8356.0 | $\nabla$ |

## Functions of Pins

| Pin Name | 1/0 | Function |  |  |  | Number of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPV | 1 | Vertical shift clock input pin The vertical shift clock is the shift clock in the shift register. Data shift, synchronizing with the rising-edge of this shift clock. |  |  |  | 1 |
| $\begin{aligned} & \text { DIO1 } \\ & \text { DIO2 } \end{aligned}$ | I/O | Shift data input/output pins <br> These are data I/O pins to and from the shift registers. When data are input, they are captured, synchronizing with the rising-edge of CPV, and data are output, synchronizing with the falling edge. I/O of DIO1 and DIO2 is switched by the level set by SHL. The output level is always "Vcc"-"Vss." |  |  |  | 2 |
| SHL | I | Pin for selecting the shift direction and for switching the I/O function of the shift data I/O pin <br> This pin selects the shift direction and switches I/O of the shift data I/O pins. |  |  |  | 1 |
| XOE | I | Output enable pin <br> This is a pin that controls the gate output pins (O1-O240). <br> XOE="Vcc" : VOFF voltage output <br> XOE="Vss" : Normal output status |  |  |  | 1 |
| XRES | I | Reset pin Setting XRES = "Vss" resets data in all the shift registers. The gate output voltage is set to the "VofF" level. |  |  |  | 1 |
| TEST | I | Test pin <br> Fix this pin to the "Vee" level. |  |  |  | 1 |
| IPC | 1 | Built-in power control pin Fix this pin to the "Vee" level. |  |  |  | 1 |

## SED1797 Dob Series

| Pin Name | I/0 | Function | Number of Pins |
| :---: | :---: | :---: | :---: |
| O1 to O240 | 0 | Gate output pins Data in the shift register are output after level conversion. | 240 |
| Von | Power supply | Power for gate output <br> Vees $\leq$ Voff $\leq$ Von $\leq$ Vddh | TBD |
| Voff | Power supply | Power for gate output $\text { Vees } \leq \text { Voff } \leq \text { Von } \leq \text { Vddh }$ | TBD |
| Vddh | Power supply | Power supply for high-voltage logic <br> Von $\leq$ Vddh | TBD |
| Vee | Power supply | Power supply for logic (ICs' shared power supply) <br> Vees Voff | TBD |
| Vcc | Power supply | Power supply for logic $V_{E E \leq \text { VDDH }}$ | TBD |
| Vss | Power supply | GND $\quad$ VEES VSS | TBD |
| VL | 0 | Test pin for internal logic power supply. Set it to "OPEN." | 1 |
| DUMMY | N/A | Dummy bump <br> Auxiliary bump for COG implementation. Electrically, it is "OPEN." | TBD |

## Operations

## Shift Data Transfer

Data input from one of the DIO pins are captured at the rising-edge of the shift clock CPV, to be sequentially shifted, synchronizing with the rising-edge of CPV, then to be output to the other DIO, synchronizing with the falling edge of the 240th CPV.

| SHL | Data Input Pin | Shift Direction | Data Output Pin |
| :---: | :---: | :---: | :---: |
| Vcc | DIO1 | O1 $\rightarrow$ O2 $\cdots \cdots \cdots$ O239 $\rightarrow$ O240 | DIO2 |
| Vss | DIO2 | O240 $\rightarrow$ O239 $\cdots \cdots . \mathrm{O} 2 \rightarrow \mathrm{O} 1$ | DIO1 |

To cascade-connect more than one ICs, connect the DIO output of the first IC to the DIO input of the next IC.


## SED1797 Dob Series

## Gate Output

"VON" voltage is output while "H" level ON signals are output for data in the shift registers associated with the respective gate output pins, and "VofF" voltage is output while "L" level OFF signals are output.
Inputting "L" level to the reset pin (XRES) resets data in all the shift registers and "VofF" voltage is applied for gate output.
If the reset pin is not used, inputting 240 clocks clears data in all the shift registers with shift data input fixed to the "L" level. Note, however, gate output during this initialization period becomes indefinite.

## Timing Chart

Case: SHL = "VCC" (reference example)


## Absolute Maximum Ratings (Vss = OV)

| Item | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (1) | VCC | -0.3 to +7.0 | V |
| Supply voltage (2) | VDDH | -0.3 to +45.0 | V |
| Supply voltage (3) | VEE | -23.0 to +0.3 | V |
| Supply voltage (4) | VDDH-VEE <br> VoN-VoFF | -0.3 to +45.0 | V |
| Supply voltage (5) | Von | -0.3 to $+\mathrm{VDDH}+0.3$ | V |
| Supply voltage (6) | VoFF | VEE- 0.3 to +0.3 | V |
| Input voltage | VIN | -0.3 to VCC +0.3 | V |
| Input current | IIN | $\pm 10$ | mA |
| Output current <br> operating ambient | IO | $\pm 10$ | mA |
| Temperature range | Ta | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature | $\mathrm{Tstg2}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

(Note 1) Unless otherwise noted, Vss is the reference voltage for all voltages.
(Note 2) The IC may be permanently damaged if it is operated under conditions beyond the above ratings. Also note that reliability of the IC may be affected if it is exposed to a condition with the absolute maximum ratings for a long time.
(Note 3) As for voltages of Vddh, Vee, Vcc and Vss, always maintain the relation Vee $\leq$ Vss $\leq$ Vcc $\leq$ Vddh.
Additionally, maintain such condition for Von and Voff that the relations, Vee $\leq$ Voff and Von $\leq$ Vddh, are always present.
(Note 4) To input power, follow the order below: Logic system 1 (Vcc, Vss) $\rightarrow$ Logic system 2 (VEE) $\rightarrow$ high-voltage logic system (VDDH) $\rightarrow$ gate output system (Von, Voff) $\rightarrow$ ogic signals, in this order. Or input power to all simultaneously. To shut down, follow this order inversely or disconnect all at the same time. Take care as well so that the relations between the levels of the power voltages would not reversed even while power is input, disconnected or in transient.
(Note 5) Input logic signals at the same time as power input to Logic System 1 (Vcc, Vss) or during the power inputting process. Meanwhile, the operations of the IC are assured if it is operated within the recommended operating conditions.
(Note 6) Avoid floating of the logic power while the high-voltage logic power or gate output power is applied. Avoid a condition where Vcc-VEE becomes 0.7 V or under as well. These conditions may affect reliability of the IC.


## Recommended Operating Conditions (Vss = OV)

| Item | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vcc | +1.8 to +5.5 | V |
| Supply voltage (2) | VDDH, Von | +10.0 to +30.0 | V |
| Supply voltage (3) | VEE, Voff | -20.0 to -5.0 | V |
| Supply voltage (4) | VDDh-VEE <br> Von-VofF | +15.0 to +40.0 | V |
| Operating frequency | fCPV | DC to 200 | kHz |

(Note 1) The operations of the IC are assured if it is operated within the recommended operations conditions.
(Note 2) Insert a bypass capacitor in the vicinity of the power pins as countermeasures against noise.
(Note 3) If the voltage of Voff power supply is not swung, keep Voff at the same potential as that of Vee.
(Note 4) As for the swing of the Voff power voltage, maintain the relation VEe $\leq \operatorname{VofF} \leq \mathrm{VON}-15[\mathrm{~V}]$. In this case, different assurance standards are applied to the output resistance, output rise time and output fall time.
(Note 5) When inputting power, it is recommended that the reset pin should be fixed to the " $L$ " level and gate output to "Voff" voltage. This prevents gate output from becoming indefinite and also prevents overcurrent as well as faulty display on the LCD panel.


The recommended operating voltages are combinations within the shaded area in the figure below.


## Electrical Characteristics within Recommended Operating Conditions

## DC Characteristics

| Item | Symbol | Condition | ( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}$, Vss=0V, Vddh $=30 \mathrm{~V}$, Vee $=-10 \mathrm{~V}$ ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Rating |  |  | Unit | Applicable Pin |
|  |  |  | MIN. | TYP. | MAX. |  |  |
| "L" input voltage | VIL |  | Vss | $\Sigma$ | $\begin{aligned} & \text { Vss + } \\ & 0.3 \times(\mathrm{Vcc}-\mathrm{Vss}) \end{aligned}$ | V | All input pins |
| "H" input voltage | VIH |  | $\begin{aligned} & \text { Vss + } \\ & 0.7 \times(V c c-V s s) \end{aligned}$ |  | Vcc | V | All input pins |
| "L" output voltage | Vol | $\mathrm{loL}=40 \mu \mathrm{~A}$ | Vss |  | Vss+0.4 | V | $\begin{aligned} & \hline \text { DIO1 } \\ & \text { DIO2 } \end{aligned}$ |
| "H" output voltage | VOH | $\mathrm{IOH}=40 \mu \mathrm{~A}$ | $\begin{aligned} & \text { Vss }+ \\ & 0.8 \times(\text { Vcc-Vss }) \end{aligned}$ |  | Vcc | V | $\begin{aligned} & \hline \text { DIO1 } \\ & \text { DIO2 } \end{aligned}$ |
| Output resistance | Ron | $\begin{aligned} & \Delta \mathrm{VON}=0.5 \mathrm{~V} \\ & \mathrm{VON}=30 \mathrm{~V} \\ & \text { VoFF }=-10 \mathrm{~V} \end{aligned}$ | $\triangle$ |  | 1.0 | k | O1 to O240 |
| Input leakage current | ILI |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ | All input pins |
| Input capacity | Cin | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 15 | pF | All input pins |
| Static current consumption (1) | Iccs | *1 |  | 100 | 300 | $\mu \mathrm{A}$ | Vcc |
| Static current consumption (2) | Idds |  |  | 50 | 150 | $\mu \mathrm{A}$ | Vddh |
| Static current consumption (3) | Isss |  |  | -10 | -30 | $\mu \mathrm{A}$ | Vss |
| Static current consumption (4) | Iees |  |  | -150 | -450 | $\mu \mathrm{A}$ | Vee |
| Dynamic current consumption (1) | Icc | *2 |  | 200 | 400 | $\mu \mathrm{A}$ | Vcc |
| Dynamic current consumption (2) | IdD |  |  | 100 | 200 | $\mu \mathrm{A}$ | Vddh |
| Dynamic current consumption (3) | Iss |  |  | -10 | -20 | $\mu \mathrm{A}$ | Vss |
| Dynamic current consumption (4) | IEE |  | > | -300 | -600 | $\mu \mathrm{A}$ | Vee |

*1: SHL= "H", XRES="H", DIO1=CPV=XOE="L", DIO2="OPEN", no load on the output pins.
*2: VGA display, $\mathrm{fCPV}=36 \mathrm{kHz}, \mathrm{fDIO}=75 \mathrm{~Hz}$, no load on the output pins.

## AC Characteristics

## Input Timing Characteristics

( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}$, Vss=0V, Vddh=30V, VeE=-10V)

| Item | Symbol | Condition | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPV frequency | tCPV |  | 5.0 |  | $\mu \mathrm{~s}$ |
| CPV high-level pulse width | tCPVH |  | 0.9 |  | $\mu \mathrm{~s}$ |
| CPV low-level pulse width | tCPVL |  | 0.9 |  | $\mu \mathrm{~s}$ |
| Data setup time | tDS |  | 300 |  | ns |
| Data hold time | tDH |  | 300 |  | ns |
| XRES low-level pulse length | twR |  | $1.0(* 2)$ |  | $\mu \mathrm{s}$ |
| Reset time | tRS |  |  | $5.0(* 2)$ | $\mu \mathrm{s}$ |
| High-level pulse length | twoe |  | $1.0(* 3)$ |  | $\mu \mathrm{s}$ |

*1: The rise and fall times of input signals (tr and tf) are defined as 30ns or less.
*2: This value is not applied if XRES is not used.
*3: This value is not applied if XOE is not used.


## Output Timing Characteristics

( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$, Vddh=30V, VeE= -10 V )

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPV-to-DIO output delay time | tpd1 | CL=20pF |  | 0.6 | 1.5 | $\mu \mathrm{s}$ |
|  | tpd2 |  | - | 0.6 | 1.5 | $\mu \mathrm{s}$ |
| CPV-to-DIO output delay time | tpd3 | $\begin{aligned} & \mathrm{CL}=220 \mathrm{pF} \\ & \mathrm{Von}=30 \mathrm{~V} \\ & \mathrm{VoFF}=10 \mathrm{~V} \end{aligned}$ | - | 0.4 | 1.5 | $\mu \mathrm{s}$ |
|  | tpd4 |  | , | 0.4 | 1.5 | $\mu \mathrm{s}$ |
| XOE-to-On output delay time | tpd5 |  | , | 0.6 | 1.5 | $\mu \mathrm{s}$ |
|  | tpd6 |  | , | 0.6 | 1.5 | $\mu \mathrm{s}$ |
| On output rise time | tor |  | , | 0.4 | 1.8 | $\mu \mathrm{s}$ |
| On output fall time | tof |  | , | 0.4 | 1.8 | $\mu \mathrm{s}$ |



