# 54F/74F182 Carry Lookahead Generator

## **General Description**

The 'F182 is a high-speed carry lookahead generator. It is generally used with the 'F181 or 'F381 4-bit arithmetic logic units to provide high-speed lookahead over word lengths of more than four bits.

#### **Features**

- Provides lookahead carries across a group of four ALUs
- Multi-level lookahead high-speed arithmetic operation over long word lengths
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description			
74F182PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F182DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line			
74F182SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ			
	54F182FM (Note 2)	W16A	16-Lead Cerpack			
	54F182LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C			


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.


Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB


## **Logic Symbols**

## **Connection Diagrams**









TRI-STATE® is a registered trademark of National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A.

## **Unit Loading/Fan Out**

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>			
Cn	Carry Input	1.0/2.0	20 μA/ – 1.2 mA			
$\overline{G}_0, \overline{G}_2$	Carry Generate Inputs (Active LOW)	1.0/14.0	20 μA/ – 8.4 mA			
$\overline{G}_{1}$	Carry Generate Input (Active LOW)	1.0/16.0	20 μA/ - 9.6 mA			
$\overline{G}_3$	Carry Generate Input (Active LOW)	1.0/8.0	20 μA/ – 4.8 mA			
$\overline{P}_0, \overline{P}_1$	Carry Propagate Inputs (Active LOW)	1.0/8.0	20 μA/ – 4.8 mA			
$\overline{P}_2$	Carry Propagate Input (Active LOW)	1.0/6.0	20 μA/ -3.6 mA			
₽ <sub>3</sub>	Carry Propagate Input (Active LOW)	1.0/4.0	20 μA/ – 2.4 mA			
$C_{n+x}-C_{n+z}$	Carry Outputs	50/33.3	-1 mA/20 mA			
G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA			
P	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA			

## **Functional Description**

The 'F182 carry lookahead generator accepts up to four pairs of Active LOW Carry Propagate  $(\overline{P}_0-\overline{P}_3)$  and Carry Generate  $(\overline{G}_0-\overline{G}_3)$  signals and an Active HIGH Carry input  $(C_n)$  and provides anticipated Active HIGH carries  $(C_{n+x},C_{n+y},C_{n+z})$  across four groups of binary adders. The 'F182 also has Active LOW Carry Propagate  $(\overline{P})$  and Carry Generate  $(\overline{G})$  outputs which may be used for further levels of lookahead. The logic equations provided at the outputs are:

$$\begin{array}{lll} C_{n+x} &= G_0 \, + \, P_0 C_n \\ C_{n+y} &= G_1 \, + \, P_1 G_0 \, + \, P_1 P_0 C_n \\ C_{n+z} &= G_2 \, + \, P_2 G_1 \, + \, P_2 P_1 G_0 \, + \, P_2 P_1 P_0 C_n \\ G &= \overline{G_3} \, + \, P_3 G_2 \, + \, P_3 P_2 G_1 \, + \, P_3 P_2 P_1 G_0 \\ P &= \overline{P_2 P_2 P_1 P_0} \end{array}$$

Also, the 'F182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections (*Figure 1*) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 'F181 or 'F281'




FIGURE 1. 32-Bit ALU with Rippled Carry between 16-Bit Lookahead ALUs


<sup>\*</sup>ALUs may be either 'F181 or 'F381

## **Truth Table**

	Inputs							Out	puts				
Cn	G₀	P <sub>0</sub>	G₁	P <sub>1</sub>	$\overline{G}_2$	₽ <sub>2</sub>	$\overline{G}_3$	₽ <sub>3</sub>	C <sub>n+x</sub>	$c_{n+y}$	$c_{n+z}$	G	P
X L X H	H L X	H X X L							L H H				
X X L X X	X H X L X	X H X X X L	H H L X	H X X X L L						L L H H			
X X L X X H	X H H X L	X X H X X X X L	X H H X L X	X H X X X X L L	H H H L X	H X X X L L					L L H H H		
	X X H X X L		X X H X X L	X X H X X X X L	X H H X L X	X H X X X X L L	H H H L X	H X X X L L				H $H$ $H$ $L$ $L$ $L$	
		H X X X L		X H X X L		X X H X L		X X H L					H H H L

 $\begin{array}{ll} H = \mbox{HIGH Voltage Level} \\ L = \mbox{LOW Voltage Level} \\ X = \mbox{Immaterial} \end{array}$ 

## **Logic Diagram**



TL/F/9492-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

 Ground Pin
 −0.5V to +7.0V

 Input Voltage (Note 2)
 −0.5V to +7.0V

 Input Current (Note 2)
 −30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} {\rm Standard\ Output} & -0.5{\rm V\ to\ V_{CC}} \\ {\rm TRI\text{-STATE}^{\circledast}\ Output} & -0.5{\rm V\ to\ } +5.5{\rm V} \end{array}$ 

Current Applied to Output in LOW State (Max) twice

twice the rated  $I_{OL}$  (mA)

ESD Last Passing Voltage (Min)

4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# Recommended Operating Conditions

Free Air Ambient Temperature

 $\begin{array}{ll} \mbox{Military} & -55\mbox{°C to} + 125\mbox{°C} \\ \mbox{Commercial} & 0\mbox{°C to} + 70\mbox{°C} \\ \end{array}$ 

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

## **DC Electrical Characteristics**


Symbol	Parameter -		54F/74F			Units	Vcc	Conditions	
Syllibol			Min	Тур	Max	Units	VCC	Conditions	
$V_{IH}$	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signa	
$V_{CD}$	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
l <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
$V_{\text{ID}}$	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
l <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-1.2 -2.4 -3.6 -4.8 -8.4 -9.6	mA	Max	$\begin{array}{l} V_{IN} = 0.5V(C_{n}) \\ V_{IN} = 0.5V(\overline{P}_{3}) \\ V_{IN} = 0.5V(\overline{P}_{2}) \\ V_{IN} = 0.5V(\overline{G}_{3},\overline{P}_{0},\overline{P}_{1}) \\ V_{IN} = 0.5V(\overline{G}_{0},\overline{G}_{2}) \\ V_{IN} = 0.5V(\overline{G}_{1}) \end{array}$	
los	Output Short-Circuit (	Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
Іссн	Power Supply Curren	t		18.4	28.0	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Curren	t		23.5	36.0	mA	Max	$V_O = LOW$	


## **AC Electrical Characteristics**


		74F			5-	4F	74F		
Symbol	Parameter	v	$\Gamma_{ extsf{A}} = +25^{\circ}  ext{C}$ $C_{ extsf{C}} = +5.0$ $C_{ extsf{L}} = 50  ext{ pF}$	V		<sub>C</sub> = Mil 50 pF	T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay $C_n$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	3.0 3.0	6.6 6.8	8.5 9.0	3.0 3.0	12.0 11.0	3.0 3.0	9.5 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{P}_0$ , $\overline{P}_1$ , or $\overline{P}_2$ to $C_{n+x}$ , $C_{n+y}$ , or $C_{n+z}$	2.5 1.5	6.2 3.7	8.0 5.0	2.5 1.0	11.0 7.0	2.5 1.5	9.0 6.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{G}_0$ , $\overline{G}_1$ , or $\overline{G}_2$ to $C_{n+x}$ , $C_{n+y}$ , or $C_{n+z}$	2.5 1.5	6.5 3.9	8.5 5.2	2.5 1.0	11.0 7.0	2.5 1.5	9.5 6.0	ns
t <sub>PLH</sub>	Propagation Delay $\overline{P}_1$ , $\overline{P}_2$ , or $\overline{P}_3$ to $\overline{G}$	3.0 3.0	7.9 6.0	10.0 8.0	3.0 2.5	12.0 10.0	3.0 3.0	11.0 9.0	ns
t <sub>PLH</sub>	Propagation Delay G <sub>n</sub> to G	3.0 3.0	8.3 5.7	10.5 7.5	3.0 2.5	12.0 10.0	3.0 3.0	11.5 8.5	ns
t <sub>PLH</sub>	Propagation Delay $\overline{P}_n$ to $\overline{P}$	3.0 2.5	5.7 4.1	7.5 5.5	2.5 2.5	10.0 8.0	3.0 2.5	8.5 6.5	ns

## **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:







## Physical Dimensions inches (millimeters) (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications