# **Power MOSFET** 40 V, 8.9 A, 25 mΩ, Dual N–Channel SO–8

### Features

- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

<b>MAXIMUM RATINGS</b> (T <sub>J</sub> = 25°C unless otherwise stated)						
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	40	V		
Gate-to-Source Volta	age		V <sub>GS</sub>	±20	V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	۱ <sub>D</sub>	7.4	А	
Current R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$		5.9		
Power Dissipation	State	$T_A = 25^{\circ}C$	PD	2.1	W	
R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$	$\begin{tabular}{ c c c c } & I_D & 7.4 & \\ \hline & 5.9 & \\ & 5.9 & \\ & 1.3 & \\ & 1.3 & \\ & & 1.3 & \\ & & & 1.3 & \\ & & & & & \\ & & & & & \\ \hline & & & & &$			
Continuous Drain	t≤10 s	$T_A = 25^{\circ}C$	I <sub>D</sub>	8.9	А	
Current R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$		7.1		
Power Dissipation	1 210 5	$T_A = 25^{\circ}C$	PD	3.0	W	
R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$		1.9		
Pulsed Drain Current	t <sub>p</sub> :	= 10 μs	I <sub>DM</sub>	35	A	
Operating Junction an Temperature	nd Storage	9	T <sub>J</sub> , T <sub>STG</sub>		°C	
Source Current (Body Diode)		ا <sub>S</sub>	7.0	А		
Single Pulse Drain-to	–Source A	Avalanche	EAS	20	mJ	
Energy (L = 0.1 mH)			IAS	21	A W A °C A	
Lead Temperature for (1/8" from case for 10		Purposes	TL	260	°C	

# MAXIMUM RATINGS (T<sub>.1</sub> = 25°C unless otherwise stated)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient Steady State (Notes 1 & 3)	$R_{\thetaJA}$	58	
Junction–to–Ambient – t ≤10 s (Note 1)	$R_{\thetaJA}$	40	°C/W
Junction-to-Ambient Steady State (Note 2)	$R_{\theta JA}$	106	

1. Surface-mounted on FR4 board using 1 sq-in pad

(Cu area = 1.127 in sq [2 oz] including traces).

2. Surface-mounted on FR4 board using 0.155 in sq (100mm<sup>2</sup>) pad size.

3. Both channels receive equivalent power dissipation


1 W applied on each channel:  $T_J = 2 W * 58^{\circ}C/W + 25^{\circ}C = 141^{\circ}C$ 




# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub> R <sub>DS(ON)</sub> MAX		I <sub>D</sub> MAX	
40 V	25 mΩ @ 10 V	8.9 A	
40 V	30.8 mΩ @ 4.5 V	0.9 A	



#### MARKING DIAGRAM/ PIN ASSIGNMENT



### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTMD5838NLR2G	SO-8 (Pb-Free)	2500/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				32		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			1.0		
		$V_{DS} = 40 \text{ V}$ $T_J = 125^{\circ}\text{C}$				100	μA	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =	= 250 μA	1.0	1.8	3.0	V	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>I</sub>	<sub>D</sub> = 7 A		20.5	25	mΩ	
		V <sub>GS</sub> = 4.5 V, I	<sub>D</sub> = 7 A		25.0	30.8		
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 15 V, I <sub>I</sub>	<sub>D</sub> = 7 A		4.0		S	
CHARGES, CAPACITANCES & GATE RESIS	TANCE							
Input Capacitance	C <sub>ISS</sub>				785			
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH:	z, V <sub>DS</sub> = 20 V		123		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>				90		1	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 7 A			17			
-		V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 7 A			8.6	11	nC	
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.8			
Gate-to-Source Charge	Q <sub>GS</sub>				2.8			
Gate-to-Drain Charge	Q <sub>GD</sub>				4.0			
Plateau Voltage	V <sub>GP</sub>				3.2		V	
Gate Resistance	R <sub>G</sub>				1.8		Ω	
SWITCHING CHARACTERISTICS (Note 5)								
Turn-On Delay Time	t <sub>d(ON)</sub>				11			
Rise Time	t <sub>r</sub>	Vac - 45 V Va	20 V		23		1	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$\begin{array}{l} V_{\mathrm{GS}} = 4.5 \; V, \; V_{\mathrm{DS}} = 20 \; V, \\ I_{\mathrm{D}} = 7 \; A, \; R_{\mathrm{G}} = 2.5 \; \Omega \end{array}$			17		ns	
Fall Time	t <sub>f</sub>				4.0			
DRAIN-SOURCE DIODE CHARACTERISTIC					I			
Forward Diode Voltage	V <sub>SD</sub>	V 0.V	T <sub>J</sub> = 25°C		0.84	1.2		
u u u u u u u u u u u u u u u u u u u		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 7 A			0.7		V	
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 7 A			17			
Charge Time	t <sub>a</sub>				11		ns	
Discharge Time	t <sub>b</sub>				6.0			
Reverse Recovery Charge	Q <sub>RR</sub>				10		nC	

### **TYPICAL PERFORMANCE CURVES**



### **TYPICAL PERFORMANCE CURVES**



# **TYPICAL PERFORMANCE CURVES**





Figure 13. Thermal Response

#### PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK** 



7.0

0.275

0.6

0.024

MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4. PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT

NOTES:

2 З.

MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6.

1. DIMENSIONING AND TOLERANCING PER

CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE

ANSI Y14.5M, 1982.

STANDARD IS 751-07.						
	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27 BSC		0.05	0 BSC		
н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
К	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 11:

1.52

0.060

4.0

0.155

1.270 0.050

SCALE 6:1

 $\left(\frac{mm}{inches}\right)$ 

PIN 1. SOURCE 1 2 GATE 1

SOURCE 2 З. 4. GATE 2

DRAIN 2

5. 6. DRAIN 2

7. DRAIN 1

8 DRAIN 1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative