

# PI3VDP101LS

# Dual Mode DisplayPort<sup>TM</sup> to HDMI<sup>TM</sup> Level Shifter with Integrated $I^2C$ ID for HDMI<sup>TM</sup> Detection

## Features

- Converts low-swing AC coupled differential input to HDMI<sup>™</sup> rev 1.3 compliant open-drain current steering Rx terminated differential output
- Compliant to VESA Interop Guidelines
- HDMI level shifting operation up to 2.5Gbps per lane (250MHz pixel clock)
- Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- Enable/Disable feature to turn off TMDS outputs to enter low power state.
- I<sup>2</sup>C buffer for ATC DDC Cap test support
- I<sup>2</sup>C ID, located at address 80h/81h, used for HDMI detection
- Transparent operation: no re-timing or configuration required
  3.3 Power supply required
- Integrated ESD protection to 8KV Contact on all I/O pins per IEC61000-4-2, level 4
- · Level shifter for HPD signal from HDMI/DVI connector
- Integrated pull-down on HPD\_sink input guarantees "input low" when no display is plugged in
- Packaging (Pb-free & Green available)
   42 TQFN, 9mm × 3.5mm (ZHE)
   48 TQFN, 7mm x 7mm (ZDE)

## Description

Pericom Semiconductor's PI3VDP101LS provides the ability to use a Dual-mode DP transmitter in HDMI<sup>TM</sup>/DVI mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP101LS converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This conversion is automatic and transparent to the user.

The PI3VDP101LS supports up to 2.5Gbps, which provides 12-bits of color depth per channel, as indicated in HDMI rev 1.3.

Each complete HDMI/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band buffer together with the high speed level shifter in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables.

The maximum DVI/HDMI Bandwidth of 2.5 Gbps provides 36bit Deep Color<sup>TM</sup> support, which is offered by HDMI revision 1.3. The PI3VDP101LS also provides enhanced robust ESD/EOS protection of 8KV, which is required by many consumer video networks today.



## **Pin Configurations**



#### PI3VDP101LS Dual Mode DisplayPort<sup>TM</sup> to HDMI<sup>TM</sup> Level Shifter with Integrated I<sup>2</sup>C ID for HDMI<sup>TM</sup> Detection

## **Block Diagram**





# I<sup>2</sup>C ROM Block Read/Write format:

Pericom's PI3VDP101LS supports the mandatory DDC buffer ID access sequence per the VESA approved DisplayPort<sup>TM</sup> Interoperability guidelines.

										Sta	atus
I <sup>2</sup> C Transaction	Transmitting	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	<b>R/W</b> #	Master	Slave
Start	Master									Mandatory	-
7-bit Address + command	Master	1	0	0	0	0	0	0	1	Mandatory	-
Read data	Slave		Data Byte 0						-	Mandatory	
Acknowledge (1 bit)	Master									Mandatory	-
Read data	Slave		Data Byte N (N = 1 to 14) $-$						-	Mandatory	
Read data	Slave		Data byte 15						-	Mandatory	
Not acknowledge (1 bit)	Master		Mar						Mandatory	-	
Stop	Master									Mandatory	_



**Maximum Ratings** (Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature–65°C to +150°C
Supply Voltage to Ground Potential0.5V to +5V
DC Input Voltage– $0.5V$ to $V_{DD}$
DC Output Current120mA
Power Dissipation1.0W

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Table 2: Signal Descriptions**

Pin Name	Туре	Description					
		Enable for level shifter path					
OE#		OE#	IN_D Termination	OUT_D Outputs			
	5.5V tolerant low-voltage single-ended input	1	>100KΩ	High-Z			
		0	50Ω	Active			
IN_D4+	Differential input	Low-swing makes a dif	diff input from GMCH	PCIE outputs. IN_D4+ 4–.			
IN_D4-	Differential input	Low-swing makes a dif	diff input from GMCH	PCIE outputs. IN_D4– 4+.			
IN_D3+	Differential input	Low-swing makes a dif	diff input from GMCH freential pair with IN_D	PCIE outputs. IN_D3+ 3–.			
IN_D3-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3– makes a differential pair with IN_D3+.					
IN_D2+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2–.					
IN_D2-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2– makes a differential pair with IN_D2+.					
IN_D1+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D1+ makes a differential pair with IN_D1–.					
IN_D1-	Differential input	Low-swing makes a dif	diff input from GMCH	PCIE outputs. IN_D1– 1+.			
OUT_D4+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4+ makes a dif- ferential output signal with OUT_D4					
OUT_D4-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4– makes a dif- ferential output signal with OUT_D4+.					
OUT_D3+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3					
OUT_D3-	TMDS Differential output	HDMI 1.3 ferential ou	3 compliant TMDS output. OUT_D3– makes a dif- output signal with OUT_D3+.				
OUT_D2+	TMDS Differential output	HDMI 1.3 ferential ou	compliant TMDS output tput signal with OUT_D	. OUT_D2+ makes a dif- 2–.			

4

(Continued)



Pin Name	Туре	Description
OUT_D2-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D2– makes a dif- ferential output signal with OUT_D2+.
OUT_D1+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D1+ makes a dif- ferential output signal with OUT_D1
OUT_D1-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D1– makes a differential output signal with OUT_D1+.
HPD_SINK	5V tolerance single-ended input	Low Frequency, 0V to 5V (nominal) input signal. This sig- nal comes from the HDMI connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100K ohm pull-down resistor.
HPD_SOURCE	3.3V single-ended output	HPD_SOURCE: 0V to 3.3V (nominal) output signal. This is level-shifted version of the HPD_SINK signal.
SCL_SOURCE	Single-ended open-drain buffered DDC I/O	DDC Data I/O. Pulled up by external 3.3V termination.
SDA_SOURCE	Single-ended open-drain buffered DDC I/O	DDC Data I/O. Pulled up by external 3.3V termination.
SCL_SINK	Single-ended 5V open-drain buffered DDC I/O	5V DDC Clock I/O. Pulled up by external termination to 5V.
SDA_SINK	Single-ended 5V open-drain buffered DDC I/O	5V DDC Data I/O. Pulled up by external termination to 5V.
V <sub>DD</sub>	3.3V DC Supply	$3.3V \pm 10\%$
OC_0 OC_1 OC_2 OC_3 EQ_0 EQ_1	Output and Input jitter elimination control	Control pins are to enable Jitter elimination features. For normal operation these pins are tied GND or to $V_{DD}$ . Please see the truth tables for more information.
IADJ	3.3V control signal	I <sup>2</sup> C I/O adjustment for different external pull-up values. If HIGH, then external pull-ups should be in the range of $1K\Omega$ to $2K\Omega$ . If IADJ is LOW, then the external pull-ups should be between 3.6Kohm and 5.1Kohm.
DDC_EN	3.3V control signal	



## **Truth Table 1**

OC_3 <sup>(2)</sup>	OC_2 <sup>(1)</sup>	OC_1 <sup>(1)</sup>	OC_0 <sup>(1)</sup>	Vswing (mV)	Pre/De-emphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

#### Truth Table 2

EQ_1 <sup>(2)</sup>	EQ_0 <sup>(1)</sup>	Equalization @ 1.25GHz (dB)
0	0	3
0	1	6
1	0	9
1	1	12

Notes:

1) These signals have internal  $100k\Omega$  pull-ups.

2) For 42-TQFN package, these signals are internally connected to GND directly.

For 48-TQFN package, these signals have internal  $100k\Omega$  pull-ups, with external connection.

## **Functional Truth Table**

IADJ	External Pull-Up Range for resistor. Voltage should be 3.3V +/-10%
Н	$1k\Omega$ to $2k\Omega$ (HDMI spec)
L	3.6Kohm to 5.1Kohm (4.7kΩ typically)

DDC_EN	Source Port/Sink Port
L	Hi-Z (I <sup>2</sup> C buffer disable)
Н	I <sup>2</sup> C buffer enable



## **Electrical Characteristics**

## **Power Supplies and Temperature Range**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>DD</sub>	3.3V Power Supply	3.0	3.3	3.6	V	
I <sub>CC</sub>	Max Current			100	mA	Total current from $V_{DD}$ 3.3V supply when de-emphasis/pre-emphasis is set to 0dB.
I <sub>CCQ</sub>	Standby Current			2	mA	OE# = HIGH
T <sub>CASE</sub>	Case temperature range for operation with spec.	-40		85	Celsius	

## **OE# Description**

OE#	Device State	Comments			
Asserted (low voltage)	Differential input buffers and output buffers enabled. Input impedance = $50\Omega$	Normal functioning state for IN_D to OUT_D level shifting function.			
Unasserted (high voltage)	Low-power state. Differential input buffers and termination are disabled. Differential inputs are in a high-impedance state. OUT_D level-shifting outputs are disabled. OUT_D level-shifting outputs are in high-impedence state. Internal bias currents are turned off.	Intended for lowest power condition when: • No display is plugged in or • The level shifted data path is disabled HPD_SINK input and HPD_SOURCE output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE#			



Symbol	Parameter	Min	Nom	Max	Units	Comments
Tbit	Unit Interval	360			ps	Tbit is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5 Gbps=400ps. 360ps=400ps-10%
V <sub>RX</sub> -DIFFp-p	Differential Input Peak to Peak Voltage	0.175		1.200	V	VRX-DIFFp-p=2' VRX-D+ x VRX-D-  Applies to IN_D and RX_IN signals
T <sub>RX-EYE</sub>	Minimum Eye Width at IN_D input pair	0.8			Tbit	The level shifter may add a maximum of 0.02UI jitter
V <sub>CM-AC-pp</sub>	AC Peak Common Mode Input Voltage			100	mV	VCM-AC-pp =  VRX-D+ + VRX-D- /2 - VRX-CM-DC. VRX-CM-DC = DC(avg) of VRX-D+ + VRX-D- /2 VCM-AC-pp includes all frequencies above 30 kHz.
Z <sub>RX-DC</sub>		40	50	60	Ω	Required IN_D+ as well as IN_D- DC impedance ( $50\Omega \pm 20\%$ tolerance).
V <sub>RX-Bias</sub>		0		2.0	V	Intended to limit power-up stress on chipset's PCIE output buffers.
Z <sub>RX-HIGH-Z</sub>		100			kΩ	Differential inputs must be in a high impedance state when OE# is HIGH.

8

## Differential Input Characteristics for IN\_D and RX\_IN signals



## **TMDS Outputs**

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>H</sub>	Single-ended high level output voltage	AVDD-10mV	AVDD	AVDD+10mV	V	AVDD is the DC termination voltage in the HDMI or DVI Sink. AVDD is nominally 3.3V
VL	Single-ended low level output voltage	AVDD-600mV	AVDD-500mV	AVDD-400mV	v	The open-drain output pulls down from AVDD.
V <sub>SWING</sub>	Single-ended out- put swing voltage	450mV	500mV	600mV	V	Swing down from TMDS termination voltage (3.3V ± 10%)
I <sub>OFF</sub>	Single-ended current in High-Z state			10	μA	Measured with TMDS outputs pulled up to AVDD Max $(3.6V)$ through 50 $\Omega$ resistors.
T <sub>R</sub>	Rise time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps 125ps = 148-15%
T <sub>F</sub>	Fall time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps 125ps = 148-15%
T <sub>SKEW-INTRA</sub>	Intra-pair differential skew			30	ps	This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.3 source allowable intra-pair skew is 0.15 Tbit.
T <sub>SKEW-INTER</sub>	Inter-pair lane-to- lane output skew			100	ps	This lane-to-lane skew budget is in addition to skew between differential input pairs
Т <sub>ЛТ</sub>	Jitter added to TMDS signals			25	ps	Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gbps

## Differential Output Characteristics for TMDS\_OUT signals



## TMDS output oscillation elimination

The inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. Pericom recommends to add a 1.5K $\Omega$  pull-up to the CLK- input.



**TMDS Input Fail-Safe Recommendation** 



## **HPD Input Characteristics**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH-HPD</sub>	Input High Level	2.0	5.0	5.5	V	Low-speed input changes state on cable plug/ unplug
V <sub>IL-HPD</sub>	HPD_sink Input Low Level	0		0.8	V	
I <sub>IN-HPD</sub>	HPD_sink Input Leak- age Current			70	μΑ	Measured with HPD_sink at $V_{IH-HPD}$ max and $V_{IL-HPD}$ min
V <sub>OH-HPDB</sub>	HPD_sink Output High-Level	2.5		V <sub>DD</sub>	V	$V_{DD} = 3.3V \pm 10\%$
V <sub>OL-HPDB</sub>	HPD_sink Output Low-Level	0		0.02	V	
T <sub>HPD</sub>	HPD_sink to HPD_ source propagation delay			200	ns	Time from HPD_sink changing state to HPD_source changing state. Includes HPD_ source rise/fall time
T <sub>RF-HPDB</sub>	HPD_source rise/fall time	1		20	ns	Time required to transition from $V_{OH-HPDB}$ to $V_{OL-HPDB}$ or from $V_{OL-HPDB}$ to $V_{OH-HPDB}$

#### **OE# Input**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH</sub>	Input High Level	2.0		V <sub>DD</sub>	V	TMDS enable input changes state on cable plug/unplug
V <sub>IL</sub>	Input Low Level	0		0.8	V	
I <sub>IN</sub>	Input Leakage Current			10	μΑ	Measured with input at $V_{IH-EN}$ max and $V_{IL-EN}$ min

## **Termination Resistors**

Symbol	Parameter	Min	Nom	Max	Units	Comments
R <sub>HPD</sub>	HPD_sink input pull- down resistor.	80K	100K	120K	Ω	Guarantees HPD_sink is LOW when no display is plugged in.

## **Recommended Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Units
DDC Pins (SCL_Source, SDA_Source, SCL_Sink, SDA_Sink)					
V <sub>I(DDC)</sub>	Input voltage	GND		5.5	V

Symbol	Parameter	Min.	Тур.	Max.	Units
I <sup>2</sup> C Pins (SC	L_Sink, SDA_Sink)				
V <sub>IH</sub>	High-level input voltage	2		5.5	V
V <sub>IL</sub>	Low-level input voltage	-0.5		0.8	V



Symbol	Parameter	Min.	Тур.	Max.	Units
I <sup>2</sup> C Pins (SC	L_Source, SDA_Source)				
V <sub>IH</sub>	High-level input voltage	1.4		3.3	V
V <sub>IL</sub>	Low-level input voltage	-0.5		0.6	V
V <sub>ICL</sub>	Low-level input voltage contention <sup>(1)</sup>	-0.5		0.4	V

Notes:

 $1. V_{IL}$  specification is for the first low level seen by the SCL\_Source/SDA\_Source lines.  $V_{ICL}$  is for the second and subsequent low levels seen by the SCL\_Source/SDA\_Source lines.

### Electrical Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units	
I <sup>2</sup> C Pins (S	I <sup>2</sup> C Pins (SCL_Source, SDA_Source)						
I	T (1 1 )	$V_{I} = 5.5 V$	-50		50	A	
1 <sub>ikg</sub>	input leakage current	$V_{I} = V_{DD}$	-10		10	μΑ	
I <sub>OH</sub>	High-level output current	$V_{\rm O} = 3.6  \rm V$	-10		10	μΑ	
I <sub>IL</sub>	Low-level input current	$V_{IL} = GND$	-40		40	μΑ	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 0.8 \text{ mA}$ $IADJ = H$	0.4		0.85	V	
C <sub>IO</sub>	Input/output capacitance	$V_I = 5.0 V \text{ or } 0 V$ , Freq = 100kHz			25	nE	
		$V_I = 3.0 \text{ V or } 0 \text{ V}, \text{ Freq} = 100 \text{ kHz}$			10	рг	
V <sub>OH(TTL)</sub> <sup>1</sup>	TTL High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V	
V <sub>OL(TTL)</sub> <sup>1</sup>	TTL Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V	
I <sup>2</sup> C Pins (S	CL_Sink, SDA_Sink Port)						
IT I	Input leakage current	$V_{I} = 5.5 V$	-50		50		
likg		$V_I = V_{DD}$	-10		10	μΑ	
I <sub>OH</sub>	High-level output current	$V_{\rm O} = 3.6  \rm V$	-10		10	μΑ	
I <sub>IL</sub>	Low-level input current	$V_{IL} = GND$	-10		10	μΑ	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4 \text{ mA}, \text{ IADJ} = H$			0.2	V	
0	Turnet and started	$V_I = 5.0 \text{ V or } 0 \text{ V}, \text{ Freq} = 100 \text{ kHz}$			25		
	Input capacitance	$V_{I} = 3.0 \text{ V or } 0 \text{ V}, \text{ Freq} = 100 \text{ kHz}$			10	рг	

12

#### Note:

1. Voh/Vol of external driver at the Source and Sink ports.



## **Switching Characteristics**

# I<sup>2</sup>C PINS (Source and Sink)

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
t <sub>PLH</sub>	Propagation delay time, low-to-high- level output SCL_Source/SDA_Source to SCL_Sink/SDA_Sink	$IADJ = V_{DD}$ $C_{LOAD} = 300 \text{ pF}$			500	
t <sub>PHL</sub>	Propagation delay time, high-to-low- level output SCL_Source/SDA_Source to SCL_Sink/SDA_Sink	Tbuffer : Rpu = 2K, Vpu = 3.3V			136	
t <sub>PLH</sub>	Propagation delay time, low-to-high- level output SCL_Sink/SDA_Sink to SCL_Source/SDA_Source	Rbuffer : Rpu = 1.2K, $Vpu = 3.3V$ or Ppu = 1.8K, $Vpu = 5V$			450	
t <sub>PHL</sub>	Propagation delay time, high-to-low- level output SCL_Sink/SDA_Sink to SCL_Source/SDA_Source	$IADJ = GND$ $C_{LOAD} = 100 \text{ pF}$			136	ns
t <sub>r</sub>	SCL_Source/SDA_Source Output signal rise time				999	
t <sub>f</sub>	SCL_Source/SDA_Source Output signal fall time	See Fig. A			90	
t <sub>r</sub>	SCL_Sink/SDA_Sink Output signal rise time	See Fig. A			999	
t <sub>f</sub>	SCL_Sink/SDA_Sink Output signal fall time				90	
t <sub>set</sub>	Enable to start condition	See figure 0		6	10	
t <sub>hold</sub>	Enable after stop condition	See inguite 9		6	10	



#### PI3VDP101LS Dual Mode DisplayPort<sup>TM</sup> to HDMI<sup>TM</sup> Level Shifter with Integrated I<sup>2</sup>C ID for HDMI<sup>TM</sup> Detection



Figure A. I<sup>2</sup>C Timing Test Circuit and Definition



#### **Recommended Power Supply Decoupling Circuit**

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put  $0.1\mu$ F decoupling capacitors on each V<sub>DD</sub> pins of our part, there are four  $0.1\mu$ F decoupling capacitors are put in Figure 1 with an assumption of only four V<sub>DD</sub> pins on our part, if there is more or less V<sub>DD</sub> pins on our Pericom parts, the number of  $0.1\mu$ F decoupling capacitors should be adjusted according to the actual number of V<sub>DD</sub> pins. On top of  $0.1\mu$ F decoupling capacitors on each V<sub>DD</sub> pins, it is recommended to put a  $10\mu$ F decoupling capacitor near our part's V<sub>DD</sub>, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.



Figure 1 Recommended Power Supply Decoupling Circuit Diagram



## **Requirements on the Decoupling Capacitors**

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

## Layout and Decoupling Capacitor Placement Consideration

- i. Each  $0.1\mu F$  decoupling capacitor should be placed as close as possible to each V<sub>DD</sub> pin.
- ii. V<sub>DD</sub> and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to VDD and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10µF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1µF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same  $V_{DD}$  and GND planes. Since large current flowing on our  $V_{DD}$  or GND planes will generate a potential variation on the  $V_{DD}$  or GND of our part.



Figure 2 Layout and Decoupling Capacitor Placement Diagram



#### PI3VDP101LS Dual Mode DisplayPort<sup>TM</sup> to HDMI<sup>TM</sup> Level Shifter with Integrated I<sup>2</sup>C ID for HDMI<sup>TM</sup> Detection



17

09-0116



#### PI3VDP101LS Dual Mode DisplayPort<sup>™</sup> to HDMI<sup>™</sup> Level Shifter with Integrated I<sup>2</sup>C ID for HDMI<sup>™</sup> Detection



09-0117

Note:

· For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

#### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3VDP101LSZHE	ZHE	42-contact Pb-free & Green, TQFN
PI3VDP101LSZDE	ZDE	48-contact Pb-free & Green, TQFN

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com