

ADC1005

OBSOLETE August 26, 2009

10-Bit µP Compatible A/D Converter

General Description

NOTE: This device is obsolete. This data sheet is provided for information only.

The ADC1005 is a CMOS 10-bit successive approximation A/D converter. The 20-pin ADC1005 outputs 10-bit data in a two-byte format for interface with 8-bit microprocessors.

The ADC1005 has differential inputs to permit rejection of common-mode signals, allow the analog input range to be offset, and also to permit the conversion of signals not referred to ground. In addition, the reference voltage can be adjusted, allowing smaller voltage spans to be measured with 10-bit resolution.

Features

- Easy interface to all microprocessors
- Differential analog voltage inputs
- Operates ratiometrically or with 5 V_{DC} voltage reference or analog span adjusted voltage reference
- 0V to 5V analog input voltage range with single 5V supply
- On-chip clock generator
- TLL/MOS input/output compatible
- 0.3 standard width 20-pin DIP

Key Specifications

■ Resolution


10 bits

- Linearity Error
- ±1/2 LSB and ±1 LSB
- Conversion Time

50 µs

Connection Diagram

ADC 1005 (for an 8-bit data bus) Dual-In-Line Package



Top View

Ordering Information

Part Number	Package Outline	Temperature Range	Linearity Error			
NOTE: All versions of this device are obsolete						
ADC1005BCJ-1	J20A	0°C to +70°C	±½ LSB			
ADC1005BCJ	J20A	-40°C to +85°C				
ADC1005CCJ-1	J20A	0°C to +70°C	±1 LSB			

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Lead Temperature

(Soldering, 10 seconds)

Dual-In-Line Package (Ceramic) 300°C ESD Susceptibility (Note 8) 800V

Operating Ratings

(Notes 1, 2)

Supply Voltage (V_{CC}) 4.5V to 6.0V Temperature Range $T_{MN} \le T_A \le T_{MAX}$

ADC1005BCJ,

ADC1005BCJ-1,

ADC1005CCJ-1 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$

Electrical Characteristics

The following specifications apply for V_{CC} = 5V, V_{REF} = 5V, f_{CLK} = 1.8 MHz unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; All other limits $T_A = T_j = 25$ °C.

Parameter		, ,	ADC1005BCJ			ADC1005BCJ-1, ADC1005CCJ-1			Limit
		Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
Converter Characte	ristics						,		
Linearity Error (Note	3)								
ADC1005BCJ				±0.5					LSB
ADC1005BCJ-1							±0.5	±0.5	LSB
ADC1005CCJ-1							±1	±1	LSB
Zero Error									
ADC1005BCJ				±0.5					LSB
ADC1005BCJ-1							±0.5	±0.5	LSB
ADC1005CCJ-1							±1	±1	LSB
Fullscale Error									
ADC1005BCJ				±0.5					LSB
ADC1005BCJ-1							±0.5	±0.5	LSB
ADC1005CCJ-1							±1	±1	LSB
Reference	MIN		4.8	2.2		4.8	2.4	2.2	kΩ
Input	MAX		4.8	8.3		4.8	7.6	8.3	kΩ
Resistance									
Common-Mode	MIN			V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V
Input (Note 4)	MAX	$V_{IN}(+)$ or $V_{IN}(-)$		GND-0.05			GND-0.05	GND-0.05	V
DC Common-Mode E	Error	Over Common- Mode	±1/ ₈	±1⁄4		±1/8	±1⁄4	±1⁄4	LSB
Power Supply Sensit	ivity	Input Range $V_{CC}=5 V_{DC}\pm 5\%$ $V_{REF}=4.75V$	±½	±1⁄4		±1/8	±1/4	±1⁄4	LSB

		ADC1005BCJ			ADC1005BCJ-1, ADC1005CCJ-1			
Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Limit Units
DC Characteristics								,
V _{IN(1)} Logical "1" Input Voltage MIN	V _{CC} =5.25V (except CLK _{IN})		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage MAX	V _{CC} =4.75V (Except CLK _{IN})		0.8			0.8	0.8	٧
I _{IN} , Logical "1" Input Current MAX	V _{IN} =5.0V	0.005	1		0.005	1	1	μA
I _{IN} , Logical "0" Input Current MAX	V _{IN} =0V	-0.005	-1		-0.005	-1	-1	μА
V _{T+(MIN)} , Minimum CLK _{IN} Positive going Threshold Voltage		3.1	2.7		3.1	2.7	2.7	V
V _{T(MAX)} , Maximum CLK _{IN} Positive going Threshold Voltage		3.1	3.5		3.1	3.5	3.5	V
V _{T-(MIN)} , Minimum CLK _{IN} Negative going Threshold Voltage		1.8	1.5		1.8	1.5	1.5	V
V _{T-(MAX)} , Maximum CLK _{IN} Negative going Threshold Voltage		1.8	2.1		1.8	2.1	2.1	V
V _{H(MIN)} , Minimum CLK _{IN} Hysteresis (V _{T+} -V _{T-})		1.3	0.6		1.3	0.6	0.6	V
V _{H(MAX)} , Maximum CLK _{IN} Hysteresis (V _{T+} -V _{T-})		1.3	2.0		1.3	2.0	2.0	V
V _{OUT(1)} , Logical "1" Output Voltage MIN	V _{CC} =4.75V I _{OUT} =-360 μA I _{OUT} =-10 μA		2.4 4.5			2.8 4.6	2.4 4.5	V V
V _{OUT(0)} , Logical "0" Output Voltage MAX	V _{CC} =4.75V		0.4			0.34	0.4	V
I _{OUT} , TRI-STATE® Output Current MAX	$V_{OUT} = 0V$ $V_{OUT} = 5V$	-0.01 0.01	-3 3		-0.01 0.01	-0.3 0.3	-3 3	μA μA
I _{SOURCE} , Output Source Current MIN	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
I _{SINK} , Output Sink Current MIN	V _{OUT} =5V	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current MAX	f _{CLK} =1.8 MHz CS ="1"	1.5	3		1.5	2.5	3	mA

AC Electrical Characteristics

The following specifications apply for $V_{CC} = 5V$, $V_{REF} = 5V$, V_{rEF

			Тур	Tested	Design	Limit
Parameter		Conditions	(Note 5)	Limit	Limit	Units
				(Note 6)	(Note 7)	
f _{CLK} , Clock Frequency	MIN			0.2	0.2	MHz
	MAX			2.6	2.6	MHz
Clock Duty Cycle	MIN			40	40	%
	MAX			60	60	%
t _C , Conversion Time	MIN			80	80	1/f _{CLK}
	MAX			90	90	1/f _{CLK}
	MIN	f _{CLK} =1.8 MHz		45	45	μs
	MAX	f _{CLK} =1.8 MHz		50	50	μs
$t_{W(\overline{WR})L}$, Minimum \overline{WR} F	Pulse	CS =0	100	150	150	ns
Width						
t _{ACC} , Access Time (Dela		<u>CS</u> =0	170	300	300	ns
falling edge of \overline{RD} to Ou	ıtput Data	$C_L = 100 \text{ pF}, R_L = 2k$				
Valid)						
t _{1H} , t _{0H} , TRI-STATE Co		R _L =10k, C _L =10 pF	125		200	ns
(Delay from Rising Edge Hi-Z State)	e of RD to	R _L =2k, C _L =100 pF	145	230	230	ns
t _{WI} , t _{RI} , Delay from Fallin			300	450	450	ns
WR or RD to Reset of I			4	.00		
t _{IRS} , INTR to 1st Read S	Set-up		400	550	550	ns
Time						
C _{IN} , Capacitance of Log	gic Inputs		5		7.5	pF
$\mathbf{C}_{\mathrm{OUT}}$, Capacitance of L	ogic		5		7.5	pF
Outputs						

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to ground.

Note 3: Linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line which passes through the end points of the transfer characteristic.

Note 4: For $V_{|N(-)} \ge V_{|N(+)}$ the digital output code will be 00 0000 0000. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.


Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 7: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.


Note 8: Human body model, 100 pF discharged through a 1.5 k Ω resistor.


Functional Diagram




Typical Performance Characteristics












Typical Linearity Error vs Clock Frequency 1 0.8 55°C TO + 125°C 0.6



Timing Diagrams






Note: All timing is measured from the 50% voltage points.

Byte Sequencing for ADC1005

Byte	8-Bit Data Bus Connection							
Order	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	MSB				7			
1st	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
		LSB						
2nd	Bit 1	Bit 0	0	0	0	0	0	0

Block Diagram



Note 9: $\overline{\text{CS}}$ shown twice for clarity.

Note 10: SAR=Successive Approximation Register.

FIGURE 1.

Functional Description

1.0 GENERAL OPERATION

A block diagram of the A/D converter is shown in *Figure 1*. All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

1.1 Converter Operation

The ADC1005 uses an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog input voltage $[V_{\text{IN}}(+) - V_{\text{IN}}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s = full-scale) is transferred to an output latch.

1.2 Starting a Conversion

The conversion is initialized by taking \overline{CS} and \overline{WR} simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 10-bit shift register, resets the interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1" clocked in, allowing the conversion process to continue. If the set signal were still present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide \overline{CS} and \overline{WR} signals. The converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

To summarize, on the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are re-

set. As long as the $\overline{\text{CS}}$ input and $\overline{\text{WR}}$ input remain low, the A/D will remain in a reset state. Conversion will start after at least one of these inputs makes a low-to-high transition.

1.3 Output Control

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When the XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this \overline{SET} control of the INTR F/F remains low for approximately 400 ns. If the data output is continuously enabled (\overline{CS} and \overline{RD} both held low) the \overline{INTR} output will still signal the end of the conversion (by a high-to-low transition). This is because the \overline{SET} input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This \overline{INTR} output will therefore stay low for the duration of the \overline{SET} signal.

When data is to be read, the combination of both \overline{CS} and \overline{RD} being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.

1.4 Free-Running and Self-Clocking Modes

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the $\overline{\text{CS}}$ input is grounded and the $\overline{\text{WR}}$ input is tied to the $\overline{\text{INTR}}$ output. This $\overline{\text{WR}}$ and $\overline{\text{INTR}}$ node should be momentarily forced to logic low following a power-up cycle to ensure start up.

The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN makes use of a Schmitt trigger as shown in Figure 2.




FIGURE 2. Self-Clocking the A/D

2.0 REFERENCE VOLTAGE

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between $V_{\text{IN(MAX)}}$ and $V_{\text{IN(MIN)}}$) over which the 1024 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance of typically 4.8 $k\Omega$. This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 3*) the analog input voltage is proportional to the voltage used for the A/D reference. This

voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} . This technique relaxes the stability requirements of the system references as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 4*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be small to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout, and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{REF}/1024$).




FIGURE 3. Ratiometric




FIGURE 4. Absolute with a Reduced Span

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential inputs of these converters reduce the effects of common-mode input noise, which is defined as noise common to both selected "+" and "-" inputs (60 Hz is most typical). The time interval between sampling the "+" input and the "-" input is half of an internal clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal, this error is:

$$V_{\text{ERROR(MAX)}} = V_{\text{PEAK}} (2\pi f_{\text{CM}}) \times \frac{4}{f_{\text{CLK}}}$$

where $\rm f_{CM}$ is the frequency of the common-mode signal, $\rm V_{PEAK}$ is its peak voltage value and $\rm f_{CLK}$ is the clock frequency at the CLK IN pin.

For a 60 Hz common-mode signal to generate a $\frac{1}{4}$ LSB error (1.2 mV) with the converter running at 1.8 MHz, its peak value would have to be 1.46V. A common-mode signal this large is much greater than that generally found in data acquisition systems.

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock rising edges during the conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period.

3.3 Input Bypass Capacitors

Bypass capacitors at the inputs will average the current spikes noted in 3.2 and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the V_{IN}(+) input voltage at full scale. For continuous conversions with a 1.8 MHz clock frequency with the V_{IN}(+) input at 5V, this DC current is at a maximum of approximately 5 μA. Therefore, bypass capacitors should not be used at the analog inputs or the V_{REF} pin for high resistance sources (>1 kΩ). If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a linear function of the differential input voltage.

3.4 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, will not cause errors if the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor ($\leq 1~\rm k\Omega)$ for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications ($\leq 0.1~\rm k\Omega)$ a 4700 pF bypass capacitor at the inputs will prevent pickup due to series lead induction of a long wire. A 100 Ω series resistor can be used to isolate this capacitor – both the R and the C are placed outside the feedback loop – from the output of an op amp, if used.

3.5 Noise

The leads to the analog inputs (pins 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 1 k Ω . Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, can reduce system noise pickup but can create analog scale errors. See section 3.2, 3.3, and 3.4 if input filtering is to be used.

4.0 OFFSET AND REFERENCE ADJUSTMENT

4.1 Zero Offset

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V(–) input and applying a small magnitude positive voltage to the V(+) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 00 0000 0000 to 00 0000 0001 and the ideal ½ LSB value (½ LSB = 2.45 mV for $V_{REF} = 5.0 \ V_{DC}$).

The zero of the A/D normally does not require adjustment. However, for cases where $V_{\rm IN(MIN)}$ is not ground and in reduced span applications ($V_{\rm REF} < 5 \rm V$), an offset adjustment may be desired. The converter can be made to output an all zero digital code for an arbitrary input by biasing the A/D's $V_{\rm IN}(-)$ input at that voltage. This utilizes the differential input operation of the A/D.

4.2 Full Scale

The full-scale adjustment can be made by applying a differential input voltage that is $1\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code that is just changing from 11 1111 1110 to 11 1111 1111.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground), this new zero reference should be properly adjusted first. A $V_{\rm IN}(+)$ voltage that equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/1024) is applied to selected "+" input and the zero reference voltage at the corresponding "–" input should then be adjusted to just obtain the $000_{\rm HEX}$ $001_{\rm HEX}$ code transition.

The full-scale adjustment should be made [with the proper $V_{IN}(-)$ voltage applied] by forcing a voltage to the $V_{IN}(+)$ input given by:

$$V_{\text{IN}}(+)$$
 FS adj = $V_{\text{MAX}} - 1.5 \left[\frac{(V_{\text{MAX}} - V_{\text{MIN}})}{1024} \right]$

where V_{MAX} = the high end of the analog input range and V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced).

The $V_{\rm REF}$ (or $V_{\rm CC}$) voltage is then adjusted to provide a code change from ${\rm 3FF}_{\rm HEX}$ to ${\rm 3FE}_{\rm HEX}$. This completes the adjustment procedure.

For an example see the Zero-Shift and Span-Adjust circuit below.

5.0 POWER SUPPLIES

Noise spikes on the V_{CC} supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter V_{CC} pin and values of 1 μF or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and the other analog circuitry) will greatly reduce digital noise on the V_{CC} supply.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor and the self-clocking capacitor (if used) should both be returned to the digital ground. Any $V_{\rm REF}$ bypass capacitors, analog input filters capacitors, or input signal shielding should be returned to the analog ground point.






FIGURE 5. Zero-Shift and Span-Adjust (2V \leq V_{IN} \leq 5V)

Typical Applications




Operating with Ratiometric Transducers





 $V_{\rm IN}(-)$ = 0.15 $V_{\rm CC}$ 15% of $V_{\rm CC} \le V_{\rm XDR} \le$ 85% of $V_{\rm CC}$

Handling ±5V Analog Inputs




TRI-STATE Test Circuits and Waveforms







t_r=20 ns

t_r=20 ns





Physical Dimensions inches (millimeters) unless otherwise noted



Hermetic Dual-In-Line Package (J)
Order Number ADC1005BCJ, ADC1005BCJ-1 or ADC1005CCJ-1
NS Package Number J20A



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia **Pacific Technical Support Center** Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com

5261 Version 8 Revision 2 Print Date/Time: 2009/08/26 22:47:16