
INTEGRATED CIRCUITS



Product data Replaces data sheet 74ABT16823A/ABTH16823A of 1998 Feb 27 2004 Feb 02





74ABT16823A

FEATURES

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up Reset
- Output capability: +64 mA/-32 mA

QUICK REFERENCE DATA

- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT16823A has two 9-bit wide buffered registers with Clock Enable (n \overline{CE}) and Master Reset (n \overline{MR}) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop's Q output.

SYMBOL	PARAMETER CONDITIONS T _{amb} = 25 °C; GND = 0 V		TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	C _L = 50 pF; V _{CC} = 5 V	2.3 1.9	ns
C _{IN}	Input capacitance	$V_I = 0 V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output capacitance	$V_O = 0 V \text{ or } V_{CC}$; 3-State	6	pF
I _{CCZ}	Quiescent supply current	Outputs disabled; V_{CC} = 5.5 V	500	μΑ
I _{CCL}	Quotoon supply current	Outputs low; V_{CC} = 5.5 V	9	mA

ORDERING INFORMATION

 $T_{amb} = -40 \circ C$ to $+85 \circ C$

Type number	Package	ackage					
	Name	Description	Version				
74ABT16823ADL	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1				
74ABT16823ADGG	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
2, 27	10E, 20E	Output enable input (active-LOW)
54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31	1D0-1D8 2D0-2D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26	1Q0-1Q8 2Q0-2Q8	Data outputs
56, 29	1CP, 2CP	Clock pulse input (active rising edge)
55, 30	1CE, 2CE	Clock enable input (active-LOW)
1, 28	1 <u>MR</u> , 2 <u>MR</u>	Master reset input (active-LOW)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

74ABT16823A

PIN CONFIGURATION


IMR 1 56 1CP 100 3 54 1D0 GND 4 53 GND 101 5 50 Vcc 102 6 51 1D2 Vcc 7 50 Vcc 103 8 49 1D3 104 9 48 1D4 105 10 47 1D5 GND 11 46 GND 104 9 48 1D4 105 10 47 1D5 GND 11 46 GND 106 12 45 1D6 107 13 44 1D7 108 14 43 1D8 200 15 42 2D0 201 16 41 2D1 202 17 40 2D2 GND 18 39 GND 203 19 38 2D3 204 205 21 36 <		_		,	
1Q0 3 54 1D0 GND 4 53 GND 1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 422 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7	1MR	1	Ŭ	56	1CP
GND 4 53 GND 1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND	1 0E	2		55	1CE
1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8	1Q0	3		54	1D0
1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 422 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE	GND	4		53	GND
VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	1Q1	5		52	1D1
1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	1Q2	6		51	1D2
1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 V _{CC} 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	V _{CC}	7		50	V _{CC}
1Q510471D5GND1146GND1Q612451D61Q713441D71Q814431D82Q015422D02Q116412D12Q217402D2GND1839GND2Q319382D32Q420372D42Q521362D5Vcc2235Vcc2Q623342D62Q724332D7GND2532GND2Q826312D82QE27302CE2MR28292CP	1Q3	8		49	1D3
GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	1Q4	9		48	1D4
1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 V _{CC} 22 35 V _{CC} 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	1Q5	10		47	1D5
1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	GND	11		46	GND
1Q814431D82Q015422D02Q116412D12Q217402D2GND1839GND2Q319382D32Q420372D42Q521362D5Vcc2235Vcc2Q623342D62Q724332D7GND2532GND2Q826312D82OE27302CE2MR28292CP	1Q6	12		45	1D6
2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 V _{CC} 22 35 V _{CC} 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	1Q7	13		44	1D7
2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	1Q8	14		43	1D8
2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP	2Q0			42	2D0
GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 V _{CC} 22 35 V _{CC} 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q1	16		41	2D1
2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q2	17		40	2D2
2Q4 20 37 2D4 2Q5 21 36 2D5 V _{CC} 22 35 V _{CC} 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	GND	18		39	GND
2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2QE 27 30 2CE 2MR 28 29 2CP		19		38	2D3
Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q4	20		37	2D4
2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q5	21		36	2D5
2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	V _{CC}	22		35	V _{CC}
GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q6			34	2D6
2Q8 26 31 2D8 2OE 27 30 2CE 2MR 28 29 2CP	2Q7	24		33	2D7
2OE 27 30 2CE 2MR 28 29 2CP	GND	25		32	GND
2MR 28 29 2CP	2Q8	26		31	2D8
		27		30	2CE
SH00014	2MR	28		29	2CP
			SHOO) 2014	
			21100		

LOGIC SYMBOL (IEEE/IEC)

				1	
10E	2	EN1			
1MR	1	R2			
1CE	55	G3			
1CP	56	> 3C4			
2OE	27	EN5			
2MR	28	R6			
2CE	30	G7			
2CP	29	——————————————————————————————————————			
	54		1.01	3	
1D0	52	4D	1, 2 🗸	5	1Q0
1D1	51			6	1Q1
1D2	49			8	1Q2
1D3	48			9	1Q3
1D4	47			10	1Q4
1D5	45			12	1Q5
1D6	44			13	1Q6
1D7	43			14	1Q7
1D8	42			15	1Q8
2D0	41	8D	5,6	15	2Q0
2D1	40			10	2Q1
2D2	38			19	2Q2
2D3	37			20	2Q3
2D4	36			20	2Q4
2D5	34				2Q5
2D6	33	— <u> </u>		23	2Q6
2D7					2Q7
2D8	31			25_	2Q8
				SH	100015

74ABT16823A

LOGIC DIAGRAM



FUNCTION TABLE

		INPUTS			OUTPUTS	OPERATING MODE
nOE	nMR	nCE	nCP	nDx	nQ0 – nQ8	OFERATING MODE
L	L	Х	Х	Х	L	Clear
L	Н	L	Ŷ	h	Н	Load and read data
L	Н	L	Ŷ	I	L	
L	Н	Н	¢	Х	NC	Hold
Н	Х	Х	Х	Х	Z	High impedance

H =

High voltage level High voltage level one set-up time prior to the LOW-to-HIGH clock transition h =

L = Low voltage level

Low voltage level one set-up time prior to the LOW-to-HIGH clock transition
 NC= No change

= Don't care

XZ↑↑ High impedance "off" state
 LOW-to-HIGH clock transition

Not a LOW-to-HIGH clock transition =

74ABT16823A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V ₁ < 0 V	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{ОК}	DC output diode current	V _O < 0 V	-50	mA
V _{OUT}	DC output voltage ³	output in Off or HIGH state	-0.5 to +5.5	V
		output in LOW state	128	
IOUT	DC output current	output in HIGH state	-64	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWBOL	FARAMETER	MIN	MAX	UNIT
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	HIGH-level input voltage	2.0	-	V
V _{IL}	LOW-level input voltage	-	0.8	V
I _{OH}	HIGH-level output current	-	-32	mA
I _{OL}	LOW-level output current	-	64	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

74ABT16823A

DC ELECTRICAL CHARACTERISTICS

LIMITS					
	–40 °C to 5 °C				
X MIN	MAX	1			
2 –	-1.2	V			
2.5	-	V			
3.0	-	V			
2.0	-	V			
5 –	0.55	V			
5 –	0.55	V			
-	±1	μA			
- 00	±100	μΑ			
0 –	±50	μΑ			
) –	10	μΑ			
0 –	-10	μΑ			
) _	50	μΑ			
30 –50	-180	mA			
-	1	mA			
) _	19	mA			
-	1	mA			
-	1	mA			
	0 – 0 – 30 –50 – 9 – –	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			

NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V ± 10% a transition time of up to 100µsec is permitted.

AC CHARACTERISTICS

GND = 0 V, t_{R} = t_{F} = 2.5 ns, C_{L} = 50 pF, R_{L} = 500 Ω

			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = +25 °C V _{CC} = + 5.0 V			T _{amb} = -40 ° V _{CC} = +5.0	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	140	190	-	140		MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.4 1.2	2.3 1.9	3.2 2.6	1.4 1.2	3.7 2.9	ns
t _{PHL}	Propagation delay nMR to nQx	2	2.0	3.3	4.3	2.0	5.0	ns
t _{PZH} t _{PZL}	Output enable time to HIGH and LOW level	4 5	1.3 1.2	2.4 2.1	3.2 2.9	1.3 1.2	3.9 3.4	ns
t _{PHZ} t _{PLZ}	Output disable time from HIGH and LOW level	4 5	1.7 1.6	2.9 2.3	4.0 3.2	1.7 1.6	4.7 3.4	ns

AC SET-UP REQUIREMENTS

GND = 0 V, t_R = t_F = 2.5 ns, C_L = 50 pF, R_L = 500 Ω

SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	+25 °C + 5.0 V	T _{amb} = −40 °C to +85 °C V _{CC} = +5.0 V ± 0.5V	UNIT
			MIN	TYP	MIN	
t _s (H) t _s (L)	Set-up time, HIGH or LOW nDx to nCP	3	2.0 1.5	1.3 0.9	2.0 1.5	ns
t _h (H) t _h (L)	Hold time, HIGH or LOW nDx to nCP	3	1.5 1.5	-0.9 -1.2	1.5 1.5	ns
t _w (H) t _w (L)	nCP pulse width HIGH or LOW	1	3.3 3.3	1.7 1.7	3.3 3.3	ns
t _s (H) t _s (L)	Set-up time, HIGH or LOW $n\overline{CE}$ to nCP	3	1.5 2.0	0.9 0.9	1.5 2.0	ns
t _h (H) t _h (L)	Hold time, HIGH or LOW nCE to nCP	3	1.5 1.5	-0.8 -0.9	1.5 1.5	ns
t _w (L)	nMR pulse width, LOW	2	3.0	1.7	3.0	ns
t _{rec}	Recovery time nMR to nCP	2	2.5	1.0	2.5	ns

74ABT16823A


Product data

74ABT16823A


AC WAVEFORMS

For all waveforms, $V_M = 1.5$ V.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 3. Data Set-up and Hold Times




Waveform 4. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level



Waveform 5. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level

74ABT16823A

TEST CIRCUIT AND WAVEFORM



74ABT16

3.0V

1MHz


500ns

2.5ns


SH00022

2.5ns

74ABT16823A



74ABT16823A



74ABT16823A

REVISION HISTORY

Rev	Date	Description
_3	20040202	Product data (9397 750 12833); 853-1791 ECN 01-A15432 of 27 January 2004. Replaces data sheet 74ABT_H16823A_2 of 1998 February 27 (9397 750 03502).
1		Modifications:
		 Delete all references to 74ABTH16823A (product discontinued).
_2	19980227	Product specification (9397 750 03502); ECN 853-1791 19025 of 27 February 1998. Supersedes data of 1995 Sep 28.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 02-04

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 12833

Let's make things better.





Semiconductors

Philips