

## PCA9559

5-bit multiplexed/1-bit latched 6-bit I ${ }^{2} \mathrm{C}$ EEPROM DIP switch

## 5-bit multiplexed/1-bit latched 6-bit $1^{2} \mathrm{C}$ EEPROM DIP switch



## FEATURES

- 5-bit 2-to-1 multiplexer, 1-bit latch DIP switch
- 6-bit internal non-volatile register
- Internal non-volatile register programmable and readable via $\mathrm{I}^{2} \mathrm{C}$-bus
- Override input forces all outputs to logic 0
- 5 open drain multiplexed outputs
- 1 open drain non-multiplexed (latched) output
- 5 V and 2.5 V tolerant inputs
- Useful for 'jumperless' configuration of PC motherboards
- 2 address pins, allowing up to 4 devices on the $\mathrm{I}^{2} \mathrm{C}$-bus
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA


## DESCRIPTION

The PCA9559 is a 20 -pin CMOS device consisting of one 6-bit non-volatile EEPROM registers, 5 hardware pin inputs and a 5-bit multiplexed output with one latched EEPROM bit. It is used for DIP switch-free or jumper-less system configuration and supports Mobile and Desktop VID Configuration, where 2 preset values ( 1 set of internal non-volatile registers and 1 set of external hardware pins) set processor voltage for operation in either performance or deep sleep modes. The PCA9559 is also useful in server and telecom/networking applications when used to replace DIP switches or jumpers, since the settings can be easily changed via ${ }^{2} \mathrm{C} /$ SMBus without having to power down the equipment to open the cabinet. The non-volatile memory retains the most current setting selected before the power is turned off.
The PCA9559 typically resides between the CPU and Voltage Regulator Module (VRM) when used for CPU VID (Voltage IDentification code) configuration. It is used to bypass the CPU-defined VID values and provide a different set of VID values to the VRM, if an increase in the CPU voltage is desired. An increase in CPU voltage combined with an increase in CPU frequency leads to a performance boost of up to $7.5 \%$. Lower CPU voltage reduces power consumption.

The PCA9559 has 2 address pins allowing up to 4 devices to be placed on the same $\mathrm{I}^{2} \mathrm{C}$-bus or SMBus.

## PIN CONFIGURATION



Figure 1. Pin configuration

## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :---: |
| 1 | $1^{2} \mathrm{C}$ SCL | Serial $\mathrm{I}^{2} \mathrm{C}$-bus clock |
| 2 | $1^{2} \mathrm{C}$ SDA | Serial bi-directional $\mathrm{I}^{2} \mathrm{C}$-bus data |
| 3 | A1 Address | A1 |
| 4 | A0 Address | A0 |
| 5-9 | MUX_IN A-E | External inputs to multiplexer |
| 10 | GND | Ground |
| 11 | MUX_SELECT | Selects MUX_IN inputs or register contents for MUX_OUT outputs |
| 12-16 | MUX_OUT E-A | Open drain multiplexed outputs |
| 17 | $\begin{gathered} \text { NON_MUXED_ } \\ \text { OUT } \end{gathered}$ | Open drain outputs from non-volatile memory |
| 18 | OVERRIDE_N | Forces all outputs to logic 0 |
| 19 | WP | Non-volatile register write-protect |
| 20 | $\mathrm{V}_{\mathrm{CC}}$ | Power supply: +3.0 to +3.6 V |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE | TOPSIDE MARK | DRAWING NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 20-Pin Plastic TSSOP | 0 to $+70^{\circ} \mathrm{C}$ | PCA9559PW | PCA9559 | SOT360-1 |

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}{ }^{2} \mathrm{C}$ EEPROM DIP switch

## FUNCTIONAL DESCRIPTION

When the MUX_SELECT signal is logic 0 , the multiplexer will select the data from the non-volatile register to drive on the MUX_OUT pins. When the MUX_SELECT signal is logic 1, the multiplexer will select the MUX_IN lines to drive on the MUX_OUT pins. The MUX_SELECT signal is also used to latch the NON_MUXED_OUT signal which outputs data from the non-volatile register. The NON_MUXED_OUT signal latch is transparent when MUX_SELECT is in a logic 0 state, and will latch data when MUX_SELECT is in a logic 1 state. When the active-LOW OVERRIDE_ $\bar{N}$ signal is set to logic 0 and the MUX_SELECT signal is at a logic 0 , all outputs will be driven to logic 0 . This information is summarized in Table 1.

The Write Protect (WP) input is used to control the ability to write the contents of the 6 -bit non-volatile register. If the WP signal is logic 0 , the $\mathrm{I}^{2} \mathrm{C}$-bus will be able to write the contents of the non-volatile register. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile register.

The factory default for the contents of the non-volatile register are all logic 0 . These stored values can be read or written using the $I^{2} \mathrm{C}$-bus (described in the next section).
The OVERRIDE_N, WP, MUX_IN, and MUX_SELECT signals have internal pull-up resistors. See the DC and AC Characteristics for hysteresis and signal spike suppression figures.

## FUNCTION TABLE

$\left.$| OVERRIDE_N | MUX_SELECT | MUX_OUT <br> OUTPUTS | NON_MUXED_OUT <br> OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | All 0's | All O's |
| 0 | 1 | MUX_IN <br> inputs | Latched <br> NON_MUXED_OUT ${ }^{1}$ <br> 1$\quad 0$ | | From non- |
| :---: |
| volatile |
| register |$\quad$| From non-volatile |
| :---: |
| register | \right\rvert\,

## NOTE:

1. NON_MUXED_OUT state will be the value present on the output at the time of the MUX_SELECT input transitioned from a logic 0 to a logic 1 state.

## $\mathbf{I}^{2} \mathrm{C}$ INTERFACE

Communicating with this device is initiated by sending a valid address on the $\mathrm{I}^{2} \mathrm{C}$-bus. The address format (see Flgure 1) has 5 fixed bits and two user-programmable bits followed by a 1 -bit read/write value which determines the direction of the data transfer.


Figure 2. $\mathrm{I}^{2} \mathrm{C}$ Address Byte
Following the address and acknowledge bit are 8 data bits which, depending on the read/write bit in the address, will read data from or write data to the non-volatile register. Data will be written to the register if the read/write bit is logic 0 and the WP input is logic 0 . Data will be read from the register if the bit is logic 1 . The four high-order bits are latched outputs, while the four low order bits are multiplexed outputs (Figure 3).

## NOTE:

1. To ensure data integrity, the non-volatile register must be internally write protected when $\mathrm{V}_{\mathrm{CC}}$ to the I ${ }^{2} \mathrm{C}$-bus is powered down or $\mathrm{V}_{\mathrm{CC}}$ to the component is dropped below normal operating levels.


Figure 3. $I^{2} \mathrm{C}$ Data Byte

## POWER-ON RESET (POR)

When power is applied to $\mathrm{V}_{\mathrm{CC}}$, an internal power-on reset holds the PCA9559 in a reset state until $\mathrm{V}_{\mathrm{CC}}$ has reached $\mathrm{V}_{\text {POR }}$. At that point, the reset condition is released and the PCA9559 volatile registers and $\mathrm{I}^{2} \mathrm{C} /$ SMBus state machine will initialize to their default states.
The MUX_OUT and NON_MUXED_OUT pin values depend on:

- the OVERRIDE \# and MUX_SELECT logic levels
- the previously stored values in the EEPROM register/current MUX_IN pin values as shown in the Function Table.


## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}{ }^{2} \mathrm{C}$ EEPROM DIP switch

## BLOCK DIAGRAM



Figure 4. Block diagram

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}$ ² EEPROM DIP switch

## ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0 V )

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +4.6 | V |  |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage | Note 3 | -1.5 to $\mathrm{V}_{\mathrm{CC}}+1.5$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage | Note 3 | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | CONDITIONS | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  |  |  | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | SCL, SDA | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ | -0.5 | 0.9 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | SCL, SDA | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ | 2.7 | 4.0 | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | SCL, SDA | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | - | 0.4 | V |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.6 |  |
| VIL | LOW-level input voltage | OVERRIDE N, MUX IN, MUX_SELECT |  | -0.5 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | OVERRIDE N, MUX IN, MUX_SELECT |  | 2.0 | 4.0 | V |
| loL | LOW-level output current | MUX_OUT, <br> NON_MUXED_OUT |  | - | 8 | mA |
| IOH | HIGH-level output current | MUX OUT, <br> NON_MUXED_OUT |  | - | 100 | $\mu \mathrm{A}$ |
| dt/dv | Input transition rise or fall time |  |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {amb }}$ | Operating temperature |  |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}$ C EEPROM DIP switch

## DC CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Supply |  |  |  |  |  |  |
| VCC | Supply voltage |  | 3 | - | 3.8 | V |
| $\mathrm{I}_{\text {CCL }}$ | Supply current | Operating mode ALL inputs $=0 \mathrm{~V}$ | - | - | 10 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Supply current | Operating mode ALL inputs $=\mathrm{V}_{\mathrm{CC}}$ | - | - | 600 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{POR}}$ | Power-on reset voltage | no load; $\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}$ or GND | - | 1.9 | 2.6 | V |
| Input SCL: Input/Output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 2 | - | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output curret | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output curret | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| $\mathrm{IIH}^{\text {l }}$ | Leakage current HIGH | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ | -1.5 | - | -12 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Leakage current LOW | $\mathrm{V}_{1}=$ GND | -7 | - | -32 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  | - | - | 10 | pF |
| OVERRIDE_N, WP, MUX_SELECT |  |  |  |  |  |  |
| $\mathrm{IIH}^{\text {r }}$ | Leakage current HIGH | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ | -20 | - | -100 | $\mu \mathrm{A}$ |
| IIL | Leakage current LOW | $\mathrm{V}_{1}=$ GND | -86 | - | -267 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  | - | - | 10 | pF |
| MUX_IN A $\Rightarrow$ E |  |  |  |  |  |  |
| $\mathrm{IIH}^{\text {H }}$ | Leakage current HIGH | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | -0.166 | - | -0.75 | mA |
| $\mathrm{I}_{\text {IL }}$ | Leakage current LOW | $\mathrm{V}_{1}=$ GND | -0.72 | - | -2 | mA |
| $\mathrm{C}_{1}$ | Input capacitance |  | - | - | 10 | pF |
| A0, A1 Inputs |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Leakage current HIGH | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| IIL | Leakage current LOW | $\mathrm{V}_{1}=$ GND | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input capacitance |  | - | - | 10 | pF |
| MUX_OUT E $\Rightarrow$ A |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output curret | l OL $=100 \mu \mathrm{~A}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output curret | $\mathrm{IOL}^{2}=2 \mathrm{~mA}$ | - | - | 0.7 | V |
| NON_MUXED_OUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output curret | $\mathrm{l} \mathrm{OL}=100 \mu \mathrm{~A}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output curret | $\mathrm{IOL}=2 \mathrm{~mA}$ | - | - | 0.7 | V |

## NOTES:

1. $\mathrm{V}_{\mathrm{HYS}}$ is the hysteresis of Schmitt-Trigger inputs

## NON-VOLATILE STORAGE SPECIFICATIONS

| PARAMETER | SPECIFICATION |
| :---: | :---: |
| Memory cell data retention | 10 years min |
| Number of memory cell write cycles | 100,00 cycles min |

[^0]
## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}$ C EEPROM DIP switch

## AC CHARACTERISTICS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| MUX_IN $\Rightarrow$ M MX_OUT |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{PLH}}$ | LOW-to-HIGH transition time | - | 28 | 37 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | HIGH-to-LOW transition time | - | 16 | 21 | ns |
| Select $\Rightarrow$ MUX_OUT |  |  |  |  |  |
| tPLH | LOW-to-HIGH transition time | - | 30 | 39 | ns |
| tPHL | HIGH-to-LOW transition time | - | 17 | 22 | ns |
| OVERRIDE_N $\Rightarrow$ NON-MUXED_OUT |  |  |  |  |  |
| $t_{\text {PLH }}$ | LOW-to-HIGH transition time | - | 34 | 43 | ns |
| $\mathrm{t}_{\text {PHL }}$ | HIGH-to-LOW transition time | - | 19 | 25 | ns |
| OVERRIDE_N $\Rightarrow$ MUX_OUT |  |  |  |  |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW-to-HIGH transition time | - | 31 | 41 | ns |
| $t_{\text {PHL }}$ | HIGH-to-LOW transition time | - | 21 | 27 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Output rise time | 1.0 | - | 3 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Output fall time | 1.0 | - | 3 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{P}_{\mathrm{F}}$ | Pull-up resistor for outputs | 1.0 | - | - | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Test load capacitance on outputs | - | - | - | pF |
| $\mathrm{I}^{2} \mathrm{C}$-bus |  |  |  |  |  |
| $\mathrm{t}_{\text {SCL }}$ | SCL clock frequency | 10 | - | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between a STOP and a START condition | 1.3 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {HD }}$ STA | Hold time (repeated) START condition. After this period, the first clock pulse is generated | 600 | - | - | ns |
| tLOW | LOW period of SCL clock | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of SCL clock | 600 | - | -12 | ns |
| tsu:STA | Set-up time for a repeated START condition | 600 | - | -32 | ns |
| $\mathrm{t}_{\mathrm{HD} \text { : DAT }}$ | Data hold time | 0 | - | 10 | ns |
| $\mathrm{t}_{\text {SU:DAT }}$ | Data set-up time | 100 | - | -100 | ns |
| $t_{\text {SP }}$ | Data spike time | 0 | - | 50 | ns |
| $\mathrm{t}_{\text {SU: STO }}$ | Set-up time for STOP condition | 600 | - | 10 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time for both SDA and SCL signals (10-400 pF bus) | 20 | - | 300 | ns |
| $t_{1}$ | Fall time for both SDA and SCL signals (10-400 pF bus) | 20 | - | 300 | ns |
| $\mathrm{C}_{\mathrm{L}}$ | Capacitive load for each bus line | - | - | 400 | pF |
| $\mathrm{T}_{\mathrm{W}}$ | Write cycle time ${ }^{1}$ | - | 15 | - | ms |

NOTE:

1. WRITE CYCLE time can only be measured indirectly during the write cycle. During this time, the device will not acknowledge its $\mathrm{I}^{2} \mathrm{C}$ Address.

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}{ }^{2} \mathrm{C}$ EEPROM DIP switch



Figure 5. Definition of timing


Figure 6. Open drain output enable and disable times


Test Circuit for Open Drain Outputs

## DEFINITIONS

$R_{L}=$ Load resistor; $1 \mathrm{k} \Omega$
$C_{L}=$ Load capacitance includes jig and probe capacitance 10 pF
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

Figure 7. Test circuit

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}{ }^{2} \mathrm{C}$ EEPROM DIP switch


detail X


DIMENSIONS (mm are the original dimensions)

| UNIT | $\underset{\max .}{A}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.80 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.30 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 6.6 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.3 \end{aligned}$ | 0.65 | $\begin{aligned} & 6.6 \\ & 6.2 \end{aligned}$ | 1.0 | $\begin{aligned} & \hline 0.75 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & \hline 0.4 \\ & 0.3 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & 0.5 \\ & 0.2 \end{aligned}$ | $8^{8}{ }^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT360-1 |  | MO-153AC |  |  | $-93-06-16$ |  |

REVISION HISTORY

| Rev | Date | Description |
| :--- | :--- | :--- |
| -4 | 20030627 | Product data (9397 750 11675); ECN 853-2181 29936 dated 19 May 2003. <br> Supersedes data of 2002 May 24 (9397 750 09891). <br> Modifications: <br> $\bullet$ <br> $\bullet$ <br> $\bullet$ <br> Update marketing information. |
| -3 | 20020524 | Increase number of write cycles from 3K to 100K. |

## 5-bit multiplexed/1-bit latched 6-bit ${ }^{2}$ C EEPROM DIP switch



Purchase of Philips $\mathrm{I}^{2} \mathrm{C}$ components conveys a license under the Philips' $\mathrm{I}^{2} \mathrm{C}$ patent to use the components in the ${ }^{2} \mathrm{C}$ system provided the system conforms to the ${ }^{2} \mathrm{C}$ specifications defined by Philips. This specification can be ordered using the code 939839340011.

## Data sheet status

| Level | Data sheet status ${ }^{[1]}$ | Product <br> status ${ }^{[2]}$ [3] | Definitions |
| :--- | :--- | :--- | :--- |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. <br> Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published <br> at a later date. Philips Semiconductors reserves the right to change the specification without notice, in <br> order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the <br> right to make changes at any time in order to improve the design, manufacturing and supply. Relevant <br> changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes in the products-including circuits, standard cells, and/or software-described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit
http://www.semiconductors.philips.com. Fax: +31 402724825
© Koninklijke Philips Electronics N.V. 2003
.:lon.
All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com


[^0]:    Application Note AN250 $I^{2} C$ DIP Switch provides additional information on memory cell data retention and the minimum number of write cycles.

