SHARP

	Date Dec. 11. 2001
PRELIMINARY DAT	ACUEET
I NCCIMINANT DAI	
	DATASHEET
PRODUCT :	16M (x16) Flash + 4M (x16) SRAM
MODEL NO :	LRS1331C
	oject to change without notice. rights reserved. No reproduction or republication without written permission.
	ales office to obtain the latest datasheet.

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - •Office electronics
 - •Instrumentation and measuring equipment
 - •Machine tools
 - •Audiovisual equipment
 - •Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - •Mainframe computers
 - •Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely <u>high performance</u> in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.


1. Description	2
2. Pin Configuration	3
3. Truth Table	5
4. Block Diagram	6
5. Command Definitions for Flash Memory 7 5.1 Command Definitions 7 5.2. Identifier Codes 8 5.3. Write Protection Alternatives 8	7 8
6. Status Register Definition	9
7. Memory Map for Flash Memory 10	0
8. Absolute Maximum Ratings	1
9. Recommended DC Operating Conditions	1
10. Pin Capacitance	1
11. DC Electrical Characteristics	2
12. AC Electrical Characteristics for Flash Memory 14 12.1 AC Test Conditions 14 12.2 Read Cycle 14 12.3 Write Cycle (F-WE Controlled) 14 12.4 Write Cycle (F-WE Controlled) 15 12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance 17 12.6 Flash Memory AC Characteristics Timing Chart 16 12.7 Reset Operations 2	4 5 6 7
13. AC Electrical Characteristics for SRAM2213.1 AC Test Conditions2213.2 Read Cycle2213.3 Write Cycle2213.4 SRAM AC Characteristics Timing Chart22	22 22 23
14. Data Retention Characteristics for SRAM	28
15. Notes	9
16. Flash Memory Data Protection	0
17. Design Considerations	51
18. Related Document Information 3.	51
19. Package and Packing Specification 3.	2

1. Description

The LRS1331C is a combination memory organized as $1,048,576 \times 16$ bit flash memory and $262,144 \times 16$ bit static RAM in one package.

Features			
- Power supply	• • • •	2.7V to 3.3	V
- Operating temperature	• • • •	-25°C to +8	35°C
- Not designed or rated as radiation hardened			
- 72 pin CSP (LCSP072-P-0811) plastic package			
- Flash memory has P-type bulk silicon, and SRAM has P-	type bulk sil	icon	
	• •		
Flash Memory			
- Access Time	• • • •	90 ns	(Max.)
- Power Supply current (The current for $F-V_{CC}$ pin and $F-V_{CC}$	V _{CCW} pin)		
Read	• • • •	25 mA	(Max. t _{CYCLE} = 200ns, CMOS Input)
Word write	• • • •	57 mA	(Max.)
Block erase	• • • •	42 mA	(Max.)
Reset Power-Down	• • • •	20 µA	(Max. F- \overline{RP} = GND ± 0.2V,
			$I_{OUT} (F-RY/\overline{BY}) = 0mA)$
Standby	• • • •	30 µA	(Max. $F-\overline{CE} = F-\overline{RP} = F-V_{CC} \pm 0.2V$)
- Optimized Array Blocking Architecture			
Two 4k-word Boot Blocks			
Six 4k-word Parameter Blocks			
Thirty-one 32k-word Main Blocks			
Bottom Boot Location			
- Extended Cycling Capability 100,000 Block Erase Cycles	(F V -	- 2 7 to 2 2 V	
	$(\Gamma - V_{CCW} -$	= 2.7 to 3.3V))
- Enhanced Automated Suspend Options			
Word Write Suspend to Read Block Erase Suspend to Word Write			
Block Erase Suspend to Read			
block Elase Suspend to Read			
SRAM			
- Access Time	• • • •	85 ns	(Max.)
- Power Supply current			
Operating current		45 mA	(Max. t_{RC} , t_{WC} = Min.)
	• • • •	8 mA	(Max. $t_{RC}, t_{WC} = 1 \mu s$, CMOS Input)
Standby current	• • • •	15 µA	(Max.)
Data retention current		15 μA	(Max. $S-V_{CC} = 3.0V$)
		·	

2. Pin Configuration



Note) From T1 to T4 pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Туре
A_0 to A_{16}	Address Inputs (Common)	Input
$F-A_{17}$ to $F-A_{19}$	Address Inputs (Flash)	Input
S-A ₁₇	Address Inputs (SRAM)	Input
F-CE	Chip Enable Inputs (Flash)	Input
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F-OE	Output Enable Input (Flash)	Input
$S-\overline{OE}$	Output Enable Input (SRAM)	Input
$S-\overline{LB}$	SRAM Byte Enable Input (DQ_0 to DQ_7)	Input
$S-\overline{UB}$	SRAM Byte Enable Input (DQ_8 to DQ_{15})	Input
$F-\overline{RP} Reset Power Down Input (Flash) Block erase and Write : V_{IH} Read : V_{IH} Reset Power Down : V_{IL}$		Input
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked : V _{IL}	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{CCW}	Write, Erase Power Supply (Flash) Block Erase and Write : F-V _{CCW} = V _{CCWH} All Blocks Locked : F-V _{CCW} < V _{CCWLK}	Power
GND	GND (Common)	Power
NC	Non Connection	-
T_1 to T_4	Test pins (Should be all open)	_

3. Truth Tabl		r											1	
Flash	SRAM	Notes	F-CE	F-RP	F-OE	F-WE	$S-CE_1$	$S-CE_2$	S-OE	S-WE	S-LB	S-UB	DQ_0 to DQ_{15}	
Read		3,5			L								D _{OUT}	
Output Disable	Standby	5	L	Н	Н	Н	((5)	Х	Х	(0	5)	High-Z	
Write		2,3,4,5				L							D _{IN}	
	Read	5				x x				L	Н		(7)	
Standby	Output Disable	5	Н	Н	v		L	Н	Н	Н	Х	Х	High-Z	
		5	11	11	Λ	л	L	11	Х	Х	Н	Н	Ingii-Z	
	Write	5							Х	L	(7)		7)	
	Read	5					L			L	Н		(7)
Reset Power	Output	5	Х	L	Х	Х		н	H H X X	Н	Х	Х	High-Z	
Down	Disable	5	Л				L	11		Х	Н	Н	Ingii-Z	
	Write	5								L		(7)	
Standby		5	Н	Н										
Reset Power Down	er Standby	5	Х	L	Х	Х	(6)		Х	Х	(6	5)	High-Z	

Notes:

L = V_{IL}, H = V_{IH}, X = H or L, High-Z = High impedance. Refer to DC Characteristics.
 Command Writes involving block erase, full chip erase, word write, or lock-bit configuration are reliably executed when F-V_{CCW} = V_{CCWH} and F-V_{CC} = 2.7V to 3.3V. Block erase, full chip erase, word write, or lock-bit configuration with F-V_{CCW} < V_{CCWH} (Min.) produce spurious results and should not be attempted.


- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation.
- 5. $F-\overline{WP}$ set to $V_{IL or} V_{IH}$.

0. 51	KAM Sta	ndby Mic	bde
$S-\overline{CE}_1$	S-CE ₂	S-LB	S-UB
Н	Х	Х	Х
Х	L	Х	Х
Х	Х	Н	Н

7. S-UB, S-LB Control Mode

S-LB	S-UB	DQ_0 to DQ_7	DQ ₈ to DQ ₁₅
L	L	D_{OUT}/D_{IN}	D _{OUT} /D _{IN}
L	Н	$\mathrm{D}_{\mathrm{OUT}}/\mathrm{D}_{\mathrm{IN}}$	High-Z
Н	L	High-Z	D _{OUT} /D _{IN}

5



5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

	Bus Cycles	NT (F	irst Bus Cycl	e	Second Bus Cycle			
Command	Required	Note	Oper ⁽²⁾	Address ⁽³⁾	Data	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾	
Read Array / Reset	1		Write	XA	FFH				
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID	
Read Status Register	2		Write	XA	70H	Read	XA	SRD	
Clear Status Register	1		Write	XA	50H				
Block Erase	2	5	Write	XA	20H	Write	BA	D0H	
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H	
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD	
Block Erase and Word Write Suspend	1	5,9	Write	XA	B0H				
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H				
Set Block Lock Bit	2	7	Write	XA	60H	Write	BA	01H	
Clear Block Lock Bits	2	6,7	Write	XA	60H	Write	XA	D0H	
Set Permanent Lock Bit	2	8	Write	XA	60H	Write	XA	F1H	

Notes:

1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

2. Bus operations are defined in 3. Truth Table.

- 3. XA = Any valid address within the device.
- IA = Identifier code address.

BA = Address within the block being erased, set block lock bit.

WA = Address of memory location to be written.

SRD = Data read from status register (See 6. Status Register Definition).

WD = Data to be written at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first). ID = Data read from identifier codes (See 5.2 Identifier Codes).

- 4. See Identifier Codes at next page.
- 5. See Write Protection Alternatives in section 5.3.
- 6. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 8. Once the permanent lock-bit is set, it cannot be cleared.
- 9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than t_{ERES} and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

5.2 Identifier Codes ⁽³⁾		
Codes	Address [A ₁₉ - A ₀]	Data [DQ ₁₅ - DQ ₀]
Manufacture Code	00000H	00B0H
Device Code	00001H	00E9H
Block Lock Configuration ⁽²⁾	$BA^{(1)} + 2$	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked
Permanent Lock Configuration ⁽²⁾	00003H	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked

Notes:

- 1. BA selects the specific block lock configuration code to be read.
- 2. $DQ_{15} DQ_1$ are reserved for future use.
- 3. Read Identifier Codes command is defined in 5.1 Command Definitions.
- 5.3 Write Protection Alternatives

Operation	F-V _{CCW}	F-RP	F-WP	Permanent Lock-Bit	Block Lock-Bit	Effect
	≤V _{CCWLK}	Х	Х	Х	Х	All Blocks Locked.
		V _{IL}	Х	Х	Х	All Blocks Locked.
Block Erase or Word Write			V _{IL}		0	2 Boot Blocks Locked.
	>V _{CCWLK} ⁽¹⁾	V_{IH}	V _{IH}	Х	0	Block Erase and Word Write Enabled.
		▼ IH	V _{IL}	Λ	1	Block Erase and Word Write Disabled.
			V _{IH}		1	Block Erase and Word Write Disabled.
	≤V _{CCWLK}	Х	Х	Х	Х	All Blocks Locked.
		V _{IL}	Х	Х	Х	All Blocks Locked.
Full Chip Erase	>V _{CCWLK} ⁽¹⁾	V _{IH}	V _{IL}	Х	Х	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
			V _{IH}	Λ		All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
	≤V _{CCWLK}	Х	Х	Х	Х	Set Block Lock-Bit Disabled.
Set Block	>V _{CCWLK} ⁽¹⁾	V _{IL}	Х	Х	Х	Set Block Lock-Bit Disabled.
Lock-Bit		V	Х	0	Х	Set Block Lock-Bit Enabled.
		V _{IH}	Х	1	Х	Set Block Lock-Bit Disabled.
	≤V _{CCWLK}	Х	Х	Х	Х	Clear Block Lock-Bits Disabled.
Clear Block		V _{IL}	Х	Х	Х	Clear Block Lock-Bits Disabled.
Lock-Bits	>V _{CCWLK} ⁽¹⁾	V	Х	0	Х	Clear Block Lock-Bits Enabled.
		V_{IH}	Х	1	Х	Clear Block Lock-Bits Disabled.
	≤V _{CCWLK}	Х	Х	Х	Х	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	>V (1)	V_{IL}	Х	Х	Х	Set Permanent Lock-Bit Disabled.
	$>V_{CCWLK}^{(1)}$	V _{IH}	Х	Х	Х	Set Permanent Lock- Bit Enabled.

Note:

1. F-V $_{\rm CCW}$ is guaranteed only with the nominal voltages.

WSI	MS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R
7		6	5	4	3	2	1	0
1=	WRITE Ready Busy	E STATE MAC	CHINE STATUS	(WSMS)	Notes: Check SR.7 or Erase, Word Wr			
1=	Block H	Erase Suspend	SPEND STATUS ed ess/Completed	S (BESS)	SR.6 - SR.1 are		e	I
	STATU	S (ECBLBS) Block Erase,	R BLOCK LOCI Full Chip Erase		If both SR.5 an Erase or Lock- mand sequence	Bit configuration		
SR.4=	Block I WORD STATU	Lock-Bits WRITE ANI S (WWSLBS)	rase, Full Chip O SET LOCK-BI) or Set Block/Perr	Т	SR.3 does not level. The WSM indicates the F- Erase, Word	4 (Write State M V _{CCW} level on Write, or Lock	lachine) interrog ly after Block E -Bit Configura	gates and Crase, Full Ch tion comman
0=	Lock-B Success Lock-B	ful Word Wri	te or Set Block/P	ermanent	sequences. SR.3 only when F-V ₀	-	ed to reports ac	curate feedba
1=		•	CCWS) Operation Abor	t	SR.1 does not and block lock the permanent	-bit and $F-\overline{WP}$	values. The WS	SM interrogat
1=	Word V	Vrite Suspende	END STATUS (ed ss/Completed	WWSS)	Block Erase, Fr figuration comming on the atte permanent lock	ull Chip Erase, nand sequences, mpted operatio t-bit is set and/	Word Write, or It informs the s n, if the block for $F-\overline{WP}$ is V_I	Lock-Bit Co system, dependent lock-bit is set $_L$. Reading the
1=	Block	Lock-Bit, Per etected, Opera	STATUS (DPS) manent Lock-Bation Abort	it and/or F-WP	block lock and ing the Read Id and block lock-	lentifier Codes		
SP 0 =	DECED	VED FOR FU			SR.0 is reserved	d for future use a	and should be m	asked out whe

7. Memory Map for Flash Memory

	Bottom Boot
$[A19 \sim A0]$	
FFFFF F8000	32K-word Main Block 30
F7FFF F0000	32K-word Main Block 29
EFFFF E8000	32K-word Main Block 28
E7555 E0000	32K-word Main Block 27
DFFFF D8000	32K-word Main Block 26
D3000 D7FFF D0000	32K-word Main Block 25
CFFFF	32K-word Main Block 24
C8000 C7FFF	32K-word Main Block 23
C0000 BFFFF	32K-word Main Block 22
B8000 B7FFF	32K-word Main Block 21
B0000 AFFFF	32K-word Main Block 20
A8000 A7FFF	32K-word Main Block 19
A0000 9FFFF	32K-word Main Block 18
98000 97FFF	32K-word Main Block 17
90000 8FFFF	32K word Main Block 17 32K-word Main Block 16
88000 87FFF	32K word Main Block 16 32K-word Main Block 15
80000 7FFFF	32K-word Main Block 14
78000 77FFF	32K-word Main Block 13
70000 6FFFF	
68000 67FFF	32K-word Main Block 12
60000 5FFFF	32K-word Main Block 11
58000 57FFF	32K-word Main Block 10
50000 4FFFF	32K-word Main Block 9
48000 47FFF	32K-word Main Block 8
40000 3FFFF	32K-word Main Block 7
38000 37FFF	32K-word Main Block 6
30000 2FFFF	32K-word Main Block 5
28000	32K-word Main Block 4
27FFF 20000	32K-word Main Block 3
1FFFF 18000	32K-word Main Block 2
17FFF 10000	32K-word Main Block 1
0FFFF 08000	32K-word Main Block 0
07FFF 07000	4K-word Parameter Block 5
06FFF 06000	4K-word Parameter Block 4
05FFF 05000	4K-word Parameter Block 3
04FFF 04000	4K-word Parameter Block 2
03FFF 03000	4K-word Parameter Block 1
02FFF 02000	4K-word Parameter Block 0
01FFF 01000	4K-word Boot Block 1
00FFF 00000	4K-word Boot Block 0

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V _{CC}	Supply voltage	1,2	-0.2 to +4.0	V
V _{IN}	Input voltage	1,2,3,4	-0.2 to V_{CC} + 0.3	V
T _A	Operating temperature		-25 to +85	°C
T _{STG}	Storage temperature		-55 to +125	°C
F-V _{CCW}	F-V _{CCW} voltage	1,3	-0.3 to +4.0	V

Notes:

1. The maximum applicable voltage on any pins with respect to GND.

2. Except F-V_{CCW}.

3. -1.0V undershoot and V_{CC} + 1.0V overshoot are allowed when the pulse width is less than 20 nsec. 4. V_{IN} should not be over + 4.0V.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ Symbol Parameter Notes Max. Min. Тур. Unit V_{CC} 2 2.7 3.3 V Supply Voltage 3.0 $V_{CC}+0.2$ V_{IH} V Input Voltage 1 2.2 V_{IL} -0.2 0.4 V Input Voltage

Notes:

1. V_{CC} is the lower one of F-V_{CC} and S-V_{CC}.

2. V_{CC} includes both F-V_{CC} and S-V_{CC}.

10. Pin Capacitance⁽¹⁾

Symbol Parameter Condition Notes Min. Тур. Max. Unit $V_{IN} = 0V$ C_{IN} 15 Input capacitance pF $V_{I/O} = 0V$ C_{I/O} I/O capacitance 25 pF

Note:

1. Sampled but not 100% tested.

 $(T_A = 25^{\circ}C, f = 1MHz)$

	L	DC Elec				$(T_A =$	= -25° C to $+85^{\circ}$ C, V _{CC} = 2.7V to 3.3V
Symbol	Parameter	Notes	Min.	Тур. ⁽¹⁾	Max.	Unit	Conditions
I _{LI}	Input Leakage Current				±1.5	μΑ	V _{IN} =V _{CC} or GND
I_{LO}	Output Leakage Current				±1.5	μΑ	$V_{OUT} = V_{CC}$ or GND
Laga	F-V _{CC} Standby Current	2,4		2	15	μΑ	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{F-RP}} = \text{F-V}_{\text{CC}} \pm 0.2\text{V}$
I _{CCS}		∠,4		0.2	2	mA	$\begin{array}{l} \text{TTL Input} \\ \text{F-}\overline{\text{CE}} = \text{F-}\overline{\text{RP}} = V_{\text{IH}} \end{array}$
I _{CCAS}	F-V _{CC} Auto Power-Save Current	3,4		2	15	μΑ	$\frac{\text{CMOS Input}}{\text{F-CE}} = \text{GND} \pm 0.2\text{V}$
I _{CCD}	F-V _{CC} Reset Power-Down Current			2	15	μΑ	$ F-\overline{RP} = GND \pm 0.2V I_{OUT}(F-RY/\overline{BY}) = 0mA $
Lean	F-V _{CC} Read Current	1		15	25	mA	CMOS Input F- \overline{CE} = GND, f = 5MHz, I _{OUT} = 0mA
I _{CCR}	r-v _{CC} Keau Current	4			30	mA	$\frac{\text{TTL Input}}{\text{F-}\overline{\text{CE}}} = \text{V}_{\text{IL}}, \text{ f} = 5\text{MHz}, \text{ I}_{\text{OUT}} = 0\text{mA}$
I _{CCW}	F-V _{CC} Word Write or Set Lock-Bit Current	7		5	17	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCE}	F-V _{CC} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	7		4	17	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCWS} I _{CCES}	F-V _{CC} Word Write or Block Erase Suspend Current			1	6	mA	$F-\overline{CE} = V_{IH}$
I _{CCWS}	F-V _{CCW} Standby or Read Current			±2	±15	μΑ	$F-V_{CCW} \le F-V_{CC}$
I _{CCWR}	r-v _{CCW} standby of Keau Current	ĺ		10	200	μΑ	$F-V_{CCW} > F-V_{CC}$
I _{CCWAS}	F-V _{CCW} Auto Power-Save Current	3,4		0.1	5	μΑ	$\frac{CMOS \text{ Input}}{F-\overline{CE}} = \text{GND} \pm 0.2\text{V}$
I _{CCWD}	F-V _{CCW} Reset Power-Down Current		 	0.1	5	μΑ	$F-\overline{RP} = GND \pm 0.2V$
I _{CCWW}	$F-V_{CCW}$ Word Write or Set Lock-Bit Current	7		12	40	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCWE}	F-V _{CCW} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	7		8	25	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCWWS} I _{CCWES}	F-V _{CCW} Word Write or Block Erase Suspend Current			10	200	μΑ	$F-V_{CCW} = V_{CCWH}$
I _{SB}	S-V _{CC} Standby Current			1	15	μΑ	$\overline{\text{S-CE}}_1$, $\overline{\text{S-CE}}_2 \ge \overline{\text{S-V}}_{\text{CC}} - 0.2\text{V}$ or $\overline{\text{S-CE}}_2 \le 0.2\text{V}$
I _{SB1}	S-V _{CC} Standby Current				3	mA	$S - \overline{CE}_1 = V_{IH} \text{ or } S - CE_2 = V_{IL}$

DC Electrical Characteristics (Continue) $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.3V)$										
Symbol	Parameter Notes Min. Typ. ⁽¹⁾ Max. Unit Conditions									
I _{CC1}	S-V _{CC} Operation Current				45		$ \begin{array}{l} S \overline{CE}_1 = V_{IL}, \\ S \overline{CE}_2 = V_{IH}, \\ V_{IN} = V_{IL} \text{ or } V_{IH} \end{array} t_{CYCLE} = Min. \\ I_{I/O} = 0mA \end{array} $			
I _{CC2}	S-V _{CC} Operation Current				8	mA	$\begin{array}{l} S - \overline{CE}_1 = 0.2V, \\ S - CE_2 = S - V_{CC} - 0.2V, \\ V_{IN} = S - V_{CC} - 0.2V \\ or \ 0.2V \end{array} t_{CYCLE} = 1 \mu s \\ I_{I/O} = 0 mA \\ \end{array}$			
V _{IL}	Input Low Voltage	7	-0.2		0.4	V				
V _{IH}	Input High Voltage	7	2.2		V _{CC} +0.2	V				
V _{OL}	Output Low Voltage	2,7			0.4	V	$I_{OL} = 0.5 mA$			
V _{OH}	Output High Voltage	7	2			V	$I_{OH} = -0.5 \text{mA}$			
V _{CCWLK}	F-V _{CCW} Lockout during Normal Operations	5,7			1.5	V				
	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations		2.7		3.3	V				
V _{LKO}	F-V _{CC} Lockout Voltage		2			V				

Notes:

1. All currents are in RMS unless otherwise noted. Reference values at $V_{CC} = 3.0V$ and $T_A = +25^{\circ}C$.

2. Includes $F-RY/\overline{BY}$.

3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.

CMOS inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL inputs are either V_{IL} or V_{IH}.
 Block erases, full chip erase, word writes and lock-bits configurations are inhibited when F-V_{CCW} ≤ V_{CCWLK} and not guaranteed in the range between V_{CCWLK} (Max.) and V_{CCWH} (Min.), and above V_{CCWH} (Max.).

6. V_{CC} includes both F-V_{CC} and S-V_{CC}.

7. Sampled, not 100% tested.

12. AC Electrical Characteristics for Flash Memory

12.1	AC	Test	Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	10ns
Input and Output timing Ref. level	1.35V
Output load	$1 \text{TTL} + \text{C}_{\text{L}} (50 \text{pF})$

12.2 Read Cycle

	(1	$f_A = -25^{\circ}C$	to +85°C,	$V_{\rm CC} = 2.7$	V to 3.3V)
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	F-CE to Output Delay	1		90	ns
t _{PHQV}	F-RP High to Output Delay			600	ns
t _{GLQV}	F-OE to Output Delay	1		40	ns
t _{ELQX}	F-CE to Output in Low-Z		0		ns
t _{EHQZ}	F-CE High to Output in High-Z			40	ns
t _{GLQX}	F-OE to Output in Low-Z		0		ns
t _{GHQZ}	F-OE High to Output in High-Z			15	ns
t _{OH}	Output Hold form Address, $F-\overline{CE}$ or $F-\overline{OE}$ Change, Whichever Occurs First		0		ns

Note:

1. F- \overline{OE} may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of F- \overline{CE} without impact on t_{ELQV} .

12.3 Write Cycle (F- $\overline{\text{WE}}$ Controlled)^(1,5)

		$(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7 \text{V to } 3.3^{\circ})$					
Symbol	Parameter	Notes	Min.	Max.	Unit		
t _{AVAV}	Write Cycle Time		90		ns		
t _{PHWL}	F-RP High Recovery to F-WE Going Low	2	1		μs		
t _{ELWL}	F-CE Setup to F-WE Going Low		10		ns		
t _{WLWH}	F-WE Pulse Width		50		ns		
t _{SHWH}	$F-\overline{WP} V_{IH}$ Setup to $F-\overline{WE}$ Going High	2	100		ns		
t _{VPWH}	F-V _{CCW} Setup to F-WE Going High	2	100		ns		
t _{AVWH}	Address Setup to F-WE Going High	3	50		ns		
t _{DVWH}	Data Setup to $F-\overline{WE}$ Going High	3	50		ns		
t _{WHDX}	Data Hold from F-WE High		0		ns		
t _{WHAX}	Address Hold from F-WE High		0		ns		
t _{WHEH}	$F-\overline{CE}$ Hold from $F-\overline{WE}$ High		10		ns		
t_{WHWL}	F-WE Pulse Width High		30		ns		
t _{WHRL}	F-WE going High to F-RY/BY Going Low			100	ns		
t _{WHGL}	Write Recovery before Read		0		ns		
t _{QVVL}	F-V _{CCW} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns		
t _{QVSL}	F- \overline{WP} V _{IH} Hold from Valid SRD, F-RY/ \overline{BY} High-Z	2,4	0		ns		

Notes:

1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for read cycle.

2. Sampled, not 100% tested.

3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.

4. F-V_{CC} should be held at V_{CCWH} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).

5. It is written when F- $\overline{\text{CE}}$ and F- $\overline{\text{WE}}$ are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$ or F- $\overline{\text{CE}}$ (Whichever goes high first).

12.4 Write Cycle $(F-\overline{CE} \text{ Controlled})^{(1,5)}$

		$(T_A = -25)$	°C to +85°	C, $V_{CC} = 2$.	7V to 3.3V)
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHEL}	F-RP High Recovery to F-CE Going Low	2	1		μs
t _{WLEL}	F-WE Setup to F-CE Going Low		0		ns
t _{ELEH}	F-CE Pulse Width		65		ns
t _{SHEH}	$F-\overline{WP} V_{IH}$ Setup to $F-\overline{CE}$ Going High	2	100		ns
t _{VPEH}	$F-V_{CCW}$ Setup to $F-\overline{CE}$ Going High	2	100		ns
t _{AVEH}	Address Setup to $F-\overline{CE}$ Going High	3	50		ns
t _{DVEH}	Data Setup to F-CE Going High	3	50		ns
t _{EHDX}	Data Hold from F-CE High		0		ns
t _{EHAX}	Address Hold from $F-\overline{CE}$ High		0		ns
t _{EHWH}	F-WE Hold from F-CE High		0		ns
t _{EHEL}	F-CE Pulse Width High		25		ns
t _{EHRL}	F-CE going High to F-RY/BY Going Low or SR.7 Going "0"			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CC} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	$F-\overline{WP} V_{IH}$ Hold from Valid SRD, $F-RY/\overline{BY}$ High-Z	2,4	0		ns

Notes:

1. In systems where F- \overline{CE} defines the write pulse width (within a longer F- \overline{WE} timing waveform), all setup, hold and inactive F- \overline{WE} times should be measured relative to the F- \overline{CE} waveform.

2. Sampled, not 100% tested.

3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.

4. F-V_{CCW} should be held at V_{CCWH} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).

5. It is written when F- $\overline{\text{CE}}$ and F- $\overline{\text{WE}}$ are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$ or F- $\overline{\text{CE}}$ (Whichever goes high first).

			(T _A	$_{\Lambda} = -25^{\circ}C$	to +85°C,	$V_{\rm CC} = 2.7$	V to 3
Symbol	Parameter		Notes	F-V _{CC}	$_{\rm W} = 2.7 {\rm V} {\rm t}$	to 3.3V	Unit
Symbol	i arameter			Min.	Typ. ⁽¹⁾	Max.	
t _{WHQV1}	Word Write Time	32K-Word Block	2		33	200	μ
$t_{\rm EHQV1}$	word write rime	4K-Word Block	2		36	200	μ
	Block Write Time	32K-Word Block	2		1.1	4	S
	Block while Thile	4K-Word Block	2		0.15	0.5	S
t _{WHQV2}	Block Erase Time	32K-Word Block	2		1.2	6	s
t _{EHQV2}	Block Llase Tille	4K-Word Block	2		0.6	5	s
	Full Chip Erase Time		2		42	210	S
t _{WHQV3} t _{EHQV3}	Set Lock-Bit Time		2		56	200	μ
t _{WHQV4} t _{EHQV4}	Clear Block Lock-Bits T	ime	2		1	5	s
t _{WHRZ1} t _{EHRZ1}	Word Write Suspend Lat	ency Time to Read	4		6	15	μ
t _{WHRZ2} t _{EHRZ2}	Erase Suspend Latency	Time to Read	4		16	30	μ
t _{ERES}	Latency Time from Bloc Erase Suspend Comman	k Erase Resume Command to Block d	5	600			μ

Notes:

1. Reference values at $T_A = +25$ °C and F-V_{CC} = 3.0V, F-V_{CCW} = 3.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.


3. Sampled, not 100% tested.


4. A Latency time is required from issuing suspend command (F-WE or F-CE going high) until F-RY/BY going High-Z or SR.7 going "1".


 If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than t_{ERES} and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

12.6 Flash Memory AC Characteristics Timing Chart

Read Cycle Timing Chart








12.7 Reset Operations^(1,2)

		(T _A =	= -25°C to +85	$^{\circ}$ C, V _{CC} = 2.7	V to 3.3V)
Symbol	Parameter	Notes	Min.	Max.	Unit
	F- \overline{RP} Pulse Low Time (If F- \overline{RP} is tied to V _{CC} , this specification is not applicable.)		100		ns
t _{PLRZ}	$F-\overline{RP}$ Low to Reset during Block Erase, Full Chip Erase, Word Write or lock-bit configuration			30	μs
t _{VPH}	$F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High	3	100		ns

Notes:

- 1. If $F-\overline{RP}$ is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- A reset time, t_{PHQV}, is required from the later of F-RY/BY(SR.7) going High-Z ("1"), or F-RP going high until outputs are valid. Refer to AC Characteristics-Read Cycle for t_{PHQV}.
- 3. When the device power-up, holding $F-\overline{RP}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	$1TTL + C_L (30pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

15.2 Roud		$(T_A = -25)$	$^{\circ}$ C to +85 $^{\circ}$	C, $V_{CC} = 2$.	.7V to 3.3V)
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85		ns
t _{AA}	Address access time			85	ns
t_{ACE1} Chip enable access time (S- \overline{CE}_1)			85	ns	
t _{ACE2} Chip enable access time (S-CE ₂)		85	ns		
t _{BE}	Byte enable access time			85	ns
t _{OE}	Output enable to output valid			45	ns
t _{OH}	Output hold from address change		10		ns
t _{LZ1}	$S-\overline{CE}_1$ Low to output active	1	10		ns
t_{LZ2} S-CE ₂ High to output active		1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{BLZ}	S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ Low to output active	1	10		ns
t _{HZ1}	$S-\overline{CE}_1$ High to output in High-Z	1	0	30	ns
t _{HZ2}	S-CE ₂ Low to output in High-Z	1	0	30	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	30	ns
t _{BHZ}	S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ High to output in High-Z	1	0	30	ns


Note:

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.


13.3 Write		$(T_A = -25)$	$^{\circ}$ C to +85 $^{\circ}$ C	C, $V_{CC} = 2.7$	7V to 3.3V
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t _{CW}	Chip enable to end of write		70		ns
t _{AW}	Address valid to end of write		70	ĺ	ns
t _{BW}	Byte select time		70	ĺ	ns
t _{AS}	Address setup time		0		ns
t _{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
t _{DW}	Input data setup time		35		ns
t _{DH}	Input data hold time		0	ĺ	ns
t _{OW}	S-WE High to output active	1	5		ns
t_{WZ}	S-WE Low to output in High-Z	1	0	30	ns


Note:


1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.




Read cycle timing chart







- A write begins at the latest transition among $S-\overline{CE_1}$ going low, $S-CE_2$ going high and $S-\overline{WE}$ going low. A write ends at the earliest transition among $S-\overline{CE_1}$ going high, $S-CE_2$ going low and $S-\overline{WE}$ going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S- $\overline{CE_1}$ going low or S-CE₂ going high to the end of write.
- 3. t_{BW} is measured from the time of going low S- $\overline{\text{UB}}$ or low S- $\overline{\text{LB}}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at $S-\overline{CE}_1$ going high, S-CE₂ going low or S-WE going high.



V _{CCDR}	Parameter	Note	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions
	Data Retention Supply voltage	2	1.5		3.3	V	$S-CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I _{CCDR}	Data Retention Supply current	2		1	15	μΑ	$S-V_{CC} = 3.0V,$ $S-CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		t _{RC}			ns	
	on timing chart (S-CE1 Controlled	<u>)</u> ⁽¹⁾	Data I	Retention m	lode		
No 1.	2.7V 2.2V VCCDR CE1 0V OV OV OV OV OV OV OV OV OV OV OV OV OV	de at S-CF	E, fix the i		of	retention	
S	-Vcc	. ◀────	Data H	Retention m	ode	/	
S-	CE2 VCCDR	•					•

15. Notes

This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 4M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between $F-V_{CC}$ and $S-V_{CC}$) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

S- \overline{CE}_1 should not be "low" and S- CE_2 should not be "high" when F- \overline{CE} is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep $F-\overline{RP}$ "low". After $F-V_{CC}$ reaches over 2.7V, keep $F-\overline{RP}$ "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F-\overline{CE}$, $S-\overline{CE}_1$, $S-CE_2$).

16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto $F-\overline{WE}$ signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

The below describes data protection method.

- 1. Protecting data in specific block
 - By setting a F-WP to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block. For further information on setting/resetting of lock bit, and controlling of F-WP and F-RP refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
- 2. Data Protection through $F-V_{CCW}$
 - When the level of $F-V_{CCW}$ is lower than V_{CCWLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)
- Data Protection during voltage transition
 - 3. Data protection thorough $F-\overline{RP}$
 - When the F-RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
 - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a 0.1μ F ceramic capacitor connected between its F-V_{CC} and GND and between its F-V_{CCW} and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{CCW} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the $F-V_{CCW}$ Power Supply trace. Use similar trace widths and layout considerations given to the $F-V_{CC}$ power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "1011110110111101" to "10101101101101101" requires "11101111111111" programming.

4. Power Supply

Block erase, full chip erase, word write and lock-bit configuration with an invalid $F-V_{CCW}$ (See 11. DC Electrical Characteristics) produce spurious results and should not be attempted. Device operations at invalid $F-V_{CC}$ voltage (See Chapter 11.DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM99902	LH28F800BJ, LH28F160BJ, LH28F320BJ Series Appendix

Note:

1.International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	F-V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	F Input Signal Fall Time			1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations. t_R (Max.) and t_F (Max.) for F-RP are 50µs/V.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E RP#, V _{PP} Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.