

# 32K x 9 Static RAM

#### **Features**

- High speed
  - -15 ns
- Automatic power-down when deselected
- Low active power
  - -660 mW
- Low standby power
  - -140 mW
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features

### **Functional Description**

The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is


provided by an active-LOW chip enable  $(\overline{CE}_1)$ , an active-HIGH chip enable  $(\overline{CE}_2)$ , an active-LOW output enable  $(\overline{OE})$ , and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking  $\overline{CE}_1$  and write enable ( $\overline{WE}$ ) inputs LOW and  $CE_2$  input HIGH. Data on the nine I/O pins (I/O<sub>0</sub> – I/O<sub>8</sub>) is then written into the location specified on the address pins (A<sub>0</sub> – A<sub>14</sub>).

Reading from the device is accomplished by taking  $\overline{CE}_1$  and  $\overline{OE}$  LOW while forcing  $\overline{WE}$  and  $\overline{CE}_2$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The nine input/output pins  $(I/O_0 - I/O_8)$  are placed in a high-impedance state when the device is deselected  $(\overline{CE}_1 \text{ HIGH or } CE_2 \text{ LOW})$ , the outputs are disabled  $(\overline{OE} \text{ HIGH})$ , or during a write operation  $(\overline{CE}_1 \text{ LOW}, CE_2 \text{ HIGH}, \text{ and } \overline{WE} \text{ LOW})$ .

The CY7C188 is available in standard 300-mil-wide SOJs.



### **Selection Guide**

|   | 7C188–15 | 7C188-20 | 7C188-25 | 7C188-35 |
|---|----------|----------|----------|----------|
| Maximum Access Time (ns)                    | 15       | 20       | 25       | 35       |
| Maximum Operating Current (mA)   Commercial | 120      | 170      | 165      | 160      |
| Maximum Standby Current (mA)                | 35       | 35       | 35       | 30       |



### **Maximum Ratings**

| DC Input Voltage <sup>[1]</sup>                        | -0.5V to V <sub>CC</sub> +0.5V |
|--|--------------------------------|
| Output Current into Outputs (LOW)                      | 20 mA                          |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V                         |
| Latch-Up Current                                       | >200 mA                        |

### **Operating Range**

| Range      | Ambient<br>Temperature | v <sub>cc</sub> |
|------------|------------------------|-----------------|
| Commercial | 0°C to +70°C           | 5V ± 10%        |

# Electrical Characteristics Over the Operating Range<sup>[2]</sup>

|                  |  |  | 7C1  | 88–15                    | 7C18       | 88–20                    | 7C18       | 88–25                    | 7C18 | 88–35                    |      |
|------------------|--|--|------|--------------------------|------------|--------------------------|------------|--------------------------|------|--------------------------|------|
| Parameter        | Description  | Test Conditions  | Min. | Max                      | Min.       | Max.                     | Min.       | Max.                     | Min. | Max.                     | Unit |
| V <sub>OH</sub>  | Output HIGH<br>Voltage                                 | $V_{CC} = Min.,$<br>$I_{OH} = -4.0 \text{ mA}$   | 2.4  |                          | 2.4        |                          | 2.4        |                          | 2.4  |                          | V    |
| V <sub>OL</sub>  | Output LOW<br>Voltage                                  | V <sub>CC</sub> = Min.,<br>I <sub>OL</sub> = 8.0 mA  |      | 0.4                      |            | 0.4                      |            | 0.4                      |      | 0.4                      | V    |
| V <sub>IH</sub>  | Input HIGH<br>Voltage                                  |  | 2.2  | V <sub>CC</sub><br>+ 0.3 | 2.2        | V <sub>CC</sub><br>+ 0.3 | 2.2        | V <sub>CC</sub><br>+ 0.3 | 2.2  | V <sub>CC</sub><br>+ 0.3 | V    |
| V <sub>IL</sub>  | Input LOW<br>Voltage <sup>[1]</sup>                    |  | -0.5 | 0.8                      | -0.5       | 0.8                      | -0.5       | 0.8                      | -0.5 | 0.8                      | V    |
| I <sub>IX</sub>  | Input Load Current                                     | $GND \le V_I \le V_{CC}$   | -5   | +5                       | -5         | +5                       | <b>-</b> 5 | +5                       | -5   | +5                       | μΑ   |
| l <sub>OZ</sub>  | Output Leakage<br>Current                              | $\begin{aligned} & \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$   | -5   | +5                       | <b>-</b> 5 | +5                       | -5         | +5                       | -5   | +5                       | μА   |
| los              | Output Short<br>Circuit Current <sup>[3]</sup>         | V <sub>CC</sub> = Max.,<br>V <sub>OUT</sub> = GND  |      | -300                     |            | -300                     |            | -300                     |      | -300                     | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating<br>Supply Current            | $V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$  |      | 120                      |            | 170                      |            | 165                      |      | 160                      | mA   |
| I <sub>SB1</sub> | Automatic CE<br>Power-Down<br>Current—<br>TTL Inputs   | $\begin{aligned} &\text{Max. V}_{CC}, \overline{CE}_1 \geq V_{IH} \\ &\text{or CE}_2 \leq V_{IL}, \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ &f = f_{MAX} \end{aligned}$  |      | 35                       |            | 35                       |            | 35                       |      | 30                       | mA   |
| I <sub>SB2</sub> | Automatic CE<br>Power-Down<br>Current<br>— CMOS Inputs | $\begin{array}{l} \underline{\text{Max. V}_{CC}}, \\ \underline{\text{CE}}_1 \geq \text{V}_{CC} - 0.3 \text{V or} \\ \text{CE}_2 \leq 0.3 \text{V}, \\ \text{V}_{IN} \geq \text{V}_{CC} - 0.3 \text{V} \\ \text{or V}_{IN} \leq 0.3 \text{V},  \text{f} = 0 \end{array}$ |      | 10                       |            | 15                       |            | 15                       |      | 15                       | mA   |

### Capacitance<sup>[4]</sup>


| Parameter                   | Description        | Test Conditions                         | Max. | Unit |
|-----------------------------|--------------------|---|------|------|
| C <sub>IN</sub> : Addresses | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6    | pF   |
| C <sub>IN</sub> : Controls  | Input Capacitance  | $V_{CC} = 5.0V$                         | 8    | pF   |
| C <sub>OUT</sub>            | Output Capacitance |   | 8    | pF   |

#### Notes:

- 1. Minimum voltage is equal to -2.0V for pulse durations less than 20 ns.
- 2. See the last page of this specification for Group A subgroup testing information.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms<sup>[5, 6]</sup>



# **Switching Characteristics** Over the Operating Range<sup>[2, 5]</sup>

|                   |   | 7C18 | 88–15 | 7C18 | 38–20 | 7C18 | 38–25 | 7C18 | 38–35 |      |
|-------------------|---|------|-------|------|-------|------|-------|------|-------|------|
| Parameter         | Description   | Min. | Max.  | Min. | Max.  | Min. | Max.  | Min. | Max.  | Unit |
| READ CYCL         | E   |      |       | u e  | u     | u e  |       | u e  | l     |      |
| t <sub>RC</sub>   | Read Cycle Time   | 15   |       | 20   |       | 25   |       | 35   |       | ns   |
| t <sub>AA</sub>   | Address to Data Valid   |      | 15    |      | 20    |      | 25    |      | 35    | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change   | 3    |       | 3    |       | 3    |       | 3    |       | ns   |
| t <sub>ACE</sub>  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid               |      | 15    |      | 20    |      | 25    |      | 35    | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid  |      | 7     |      | 9     |      | 10    |      | 16    | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z <sup>[7]</sup>  | 0    |       | 0    |       | 3    |       | 3    |       | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[6,7]</sup>                                      |      | 7     |      | 9     |      | 11    |      | 15    | ns   |
| t <sub>LZCE</sub> | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[7]</sup>     | 3    |       | 3    |       | 3    |       | 3    |       | ns   |
| t <sub>HZCE</sub> | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[6, 7]</sup> |      | 7     |      | 9     |      | 11    |      | 15    | ns   |
| t <sub>PU</sub>   | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-Up                 | 0    |       | 0    |       | 0    |       | 0    |       | ns   |
| t <sub>PD</sub>   | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-Down               |      | 15    |      | 20    |      | 20    |      | 20    | ns   |
| WRITE CYC         | <b>LE</b> <sup>[8, 9]</sup>   |      | •     | •    | •     | •    |       | •    |       |      |
| t <sub>WC</sub>   | Write Cycle Time  | 15   |       | 20   |       | 25   |       | 35   |       | ns   |
| t <sub>SCE</sub>  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End                | 10   |       | 15   |       | 18   |       | 22   |       | ns   |
| t <sub>AW</sub>   | Address Set-Up to Write End   | 10   |       | 15   |       | 20   |       | 30   |       | ns   |
| t <sub>HA</sub>   | Address Hold from Write End   | 0    |       | 0    |       | 0    |       | 0    |       | ns   |
| t <sub>SA</sub>   | Address Set-Up to Write Start   | 0    |       | 0    |       | 0    |       | 0    |       | ns   |
| t <sub>PWE</sub>  | WE Pulse Width  | 10   |       | 15   |       | 18   |       | 22   |       | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End  | 8    |       | 10   |       | 10   |       | 15   |       | ns   |
| t <sub>HD</sub>   | Data Hold from Write End  | 0    |       | 0    |       | 0    |       | 0    |       | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[6]</sup>   | 0    | 7     | 0    | 7     | 0    | 11    | 0    | 15    | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[6, 7]</sup>                                      | 3    |       | 3    |       | 3    |       | 3    |       | ns   |



### Switching Characteristics Over the Operating Range<sup>[2, 5]</sup>

|           |             | 7C188-15 |      | 7C188-20 |      | 7C188-25 |      | 7C188-35 |      |      |  |
|-----------|-------------|----------|------|----------|------|----------|------|----------|------|------|--|
| Parameter | Description | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.     | Max. | Unit |  |


#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


  The internal write time of the memory is defined by the overlap of CE<sub>1</sub>, LOW, CE<sub>2</sub> HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

### **Switching Waveforms**

### **Read Cycle No. 1**<sup>[10,11]</sup>




# Read Cycle No. 2 (Chip-Enable Controlled)<sup>[11,12,13]</sup>



Write Cycle No. 1 (WE Controlled)[8,13,14,15]



# Switching Waveforms (Continued)




#### Notes:

- 10. Device is continuously selected. OE, CE = V<sub>IL</sub>.
  11. WE is HIGH for read cycle.

- Address valid prior to or coincident with CE transition LOW.
   Timing parameters are the same for all chip enable signals (CE<sub>1</sub> and CE<sub>2</sub>), so only the timing for CE<sub>1</sub> is shown.

- 14. Data I/O is high impedance if OE = V<sub>IH</sub>.
  15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  16. During this period, the I/Os are in the output state and input signals should not be applied.


### Write Cycle No.2 (CE Controlled)[8,13,14,15]



Write Cycle No. 3 (WE Controlled, OE LOW)[9,13,15]



# Switching Waveforms (Continued)



### **Truth Table**

| CE | WE | OE | Input/Output | Mode                      | Power                      |
|----|----|----|--------------|---------------------------|----------------------------|
| Н  | Х  | Х  | High Z       | Deselect/Power-Down       | Standby (I <sub>SB</sub> ) |
| L  | Н  | L  | Data Out     | Read                      | Active (I <sub>CC</sub> )  |
| L  | L  | Х  | Data In      | Write                     | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | High Z       | Deselect, Output Disabled | Active (I <sub>CC</sub> )  |

# **Ordering Information**

| Speed<br>(ns) | Ordering Code | Package<br>Name | Package Type                 | Operating<br>Range |
|---------------|---------------|-----------------|------------------------------|--------------------|
| 15            | CY7C188-15VC  | V32             | 32-Lead (300-Mil) Molded SOJ | Commercial         |
| 20            | CY7C188-20VC  | V32             | 32-Lead (300-Mil) Molded SOJ | Commercial         |
| 25            | CY7C188-25VC  | V32             | 32-Lead (300-Mil) Molded SOJ |                    |
| 35            | CY7C188-35VC  | V32             | 32-Lead (300-Mil) Molded SOJ |                    |

# MILITARY SPECIFICATIONS Group A Subgroup Testing

### **DC Characteristics**

| Parameter            | Subgroups |
|----------------------|-----------|
| V <sub>OH</sub>      | 1, 2, 3   |
| V <sub>OL</sub>      | 1, 2, 3   |
| V <sub>IH</sub>      | 1, 2, 3   |
| V <sub>IL</sub> Max. | 1, 2, 3   |

### **DC Characteristics**

| Parameter        | Subgroups |
|------------------|-----------|
| I <sub>IX</sub>  | 1, 2, 3   |
| I <sub>OZ</sub>  | 1, 2, 3   |
| I <sub>CC</sub>  | 1, 2, 3   |
| I <sub>SB1</sub> | 1, 2, 3   |
| I <sub>SB2</sub> | 1, 2, 3   |




# **Switching Characteristics**

| Parameter        | Subgroups       |
|------------------|-----------------|
| READ CYCLE       |                 |
| t <sub>RC</sub>  | 7, 8, 9, 10, 11 |
| t <sub>AA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>OHA</sub> | 7, 8, 9, 10, 11 |
| t <sub>ACE</sub> | 7, 8, 9, 10, 11 |
| t <sub>DOE</sub> | 7, 8, 9, 10, 11 |
| WRITE CYCLE      |                 |
| t <sub>WC</sub>  | 7, 8, 9, 10, 11 |
| t <sub>SCE</sub> | 7, 8, 9, 10, 11 |
| t <sub>AW</sub>  | 7, 8, 9, 10, 11 |
| t <sub>HA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>SA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>PWE</sub> | 7, 8, 9, 10, 11 |
| t <sub>SD</sub>  | 7, 8, 9, 10, 11 |
| t <sub>HD</sub>  | 7, 8, 9, 10, 11 |

### **Package Diagrams**

### 32-Lead (300-Mil) Molded SOJ V32





| Document Title: CY7C188 32K x 9 Static RAM Document Number: 38-05053 |         |               |                 |   |
|--|---------|---------------|-----------------|---|
| REV.   | ECN NO. | Issue<br>Date | Orig. of Change | Description of Change                         |
| **   | 107155  | 09/10/01      | SZV             | Change from Spec number: 38-00220 to 38-05053 |