

# 8K x 8 Static RAM

#### **Features**


- · High speed
  - —15 ns
- Fast t<sub>DOE</sub>
- · Low active power
  - —715 mW
- · Low standby power
  - -220 mW
- CMOS for optimum speed/power
- Easy memory expansion with CE1, CE2, and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected

#### Functional Description<sup>[1]</sup>

The CY7C185 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE<sub>1</sub>), an active HIGH chip enable ( $CE_2$ ), and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. This device has an automatic power-down feature ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$ ), reducing the power consumption by 70% when deselected. The CY7C185 is in a standard 300-mil-wide DIP, SOJ, or SOIC package.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE<sub>1</sub> and WE inputs are both LOW and CE2 is HIGH, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>12</sub>). Reading the device is accomplished by selecting the device and enabling the outputs, CE<sub>1</sub> and OE active LOW, CE2 active HIGH, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to insure alpha immunity.



#### Selection Guide<sup>[2]</sup>

	7C185-15	7C185-20	7C185-25	7C185-35
Maximum Access Time (ns)	15	20	25	35
Maximum Operating Current (mA)	130	110	100	100
Maximum Standby Current (mA)	40/15	20/15	20/15	20/15

#### Note:

- For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com. For military specifications, see the CY7C185A data sheet.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State  $^{[3]}$  ..... -0.5V to +7.0V DC Input Voltage<sup>[3]</sup>......-0.5V to +7.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

			7C18	85-15	7C18	<b>35-20</b>		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA	2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>		-0.5	0.8	-0.5	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	<b>-</b> 5	+5	<b>-</b> 5	+5	μΑ	
l <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} &\text{GND} \leq V_I \leq V_{CC}, \\ &\text{Output Disabled} \end{aligned}$	-5	+5	<b>-</b> 5	+5	μΑ	
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	$V_{CC} = Max.,$ $V_{OUT} = GND$ $-300$ $-$				-300	mA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA}$			110	mA		
I <sub>SB1</sub>	Automatic Power-Down Current	$\begin{array}{ll} \text{Max. V}_{CC}, \overline{CE}_1 \geq \text{V}_{IH} \text{ or } CE_2 \leq \text{V}_{IL} \\ \text{Min. Duty Cycle} = 100\% \end{array} \tag{40}$		20		mA		
I <sub>SB2</sub>	Automatic Power-Down Current	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ &\text{or CE}_2 \leq 0.3\text{V} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V or V}_{\text{IN}} \leq 0.3\text{V} \end{aligned}$	$\begin{array}{ll} \text{Max. V}_{CC}, \ \overline{CE}_1 \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{or CE}_2 \leq 0.3\text{V} \end{array} \qquad \qquad 15 \qquad \qquad 15$				mA	

#### Notes:

Document #: 38-05043 Rev. \*A

Minimum voltage is equal to -3.0V for pulse durations less than 30 ns.

Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



## Electrical Characteristics Over the Operating Range (continued)


			7C18	85-25	7C18	35-35	
Parameter Description		Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-5	+5	<b>-</b> 5	+5	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} & \text{GND} \leq V_{I} \leq V_{CC}, \\ & \text{Output Disabled} \end{aligned}$	-5	+5	<b>-</b> 5	+5	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		100		100	mA
I <sub>SB1</sub>	Automatic Power-Down Current	$\begin{array}{l} \text{Max. V}_{CC}, \overline{CE}_1 \geq V_{IH} \text{ or } CE_2 \leq V_{IL} \\ \text{Min. Duty Cycle} = 100\% \end{array}$		20		20	mA
I <sub>SB2</sub>	Automatic Power-Down Current	$\begin{array}{l} \text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3\text{V} \\ \text{or CE}_2 \leq 0.3\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V or V}_{\text{IN}} \leq 0.3\text{V} \end{array}$		15		15	mA

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

#### Note

### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT •  $\frac{167\Omega}{}$  • 1.73V

Document #: 38-05043 Rev. \*A Page 3 of 11

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics Over the Operating Range<sup>[6]</sup>

		7C1	85-15	7C1	85-20	7C1	85-25	7C185-35		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	1						1	I		
t <sub>RC</sub>	Read Cycle Time	15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		5		5		ns
t <sub>ACE1</sub>	CE <sub>1</sub> LOW to Data Valid		15		20		25		35	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		15		20		25		35	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		9		12		15	ns
t <sub>LZOE</sub>	OE LOW to Low Z	3		3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		7		8		10		10	ns
t <sub>LZCE1</sub>	CE <sub>1</sub> LOW to Low Z <sup>[8]</sup>	3		5		5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		3		3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z <sup>[7, 8]</sup> CE <sub>2</sub> LOW to High Z		7		8		10		10	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power-Up CE <sub>2</sub> to HIGH to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power-Down CE <sub>2</sub> LOW to Power-Down		15		20		20		20	ns
Write Cycle <sup>[9</sup>	<u>)</u>						1	I		
t <sub>WC</sub>	Write Cycle Time	15		20		25		35		ns
t <sub>SCE1</sub>	CE <sub>1</sub> LOW to Write End	12		15		20		20		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	12		15		20		20		ns
t <sub>AW</sub>	Address Set-up to Write End	12		15		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	12		15		15		20		ns
t <sub>SD</sub>	Data Set-up to Write End	8		10		10		12		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7]</sup>		7		7		7		8	ns
t <sub>LZWE</sub>	WE HIGH to Low Z	3		5		5		5		ns


Document #: 38-05043 Rev. \*A Page 4 of 11

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.  $I_{HZCE}$ ,  $I_{HZCE}$ , and  $I_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage. At any given temperature and voltage condition,  $I_{HZCE}$  is less than  $I_{LZCE_1}$  and  $I_{LZCE_2}$  for any given device. The internal write time of the memory is defined by the overlap of  $CE_1$  LOW,  $CE_2$  HIGH, and WE LOW. All 3 signals must be active to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




## **Switching Waveforms**

## Read Cycle No.1<sup>[10,11]</sup> $t_{RC}$ **ADDRESS** toha DATA OUT PREVIOUS DATA VALID DATA VALID



# Write Cycle No. 1 (WE Controlled)[11,13]




Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>. CE<sub>2</sub> = V<sub>IH</sub>.
 WE is HIGH for read cycle.
 Data I/O is High Z if OE = V<sub>IH</sub>, CE<sub>1</sub> = V<sub>IH</sub>, WE = V<sub>IL</sub>, or CE<sub>2</sub>=V<sub>IL</sub>.
 The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> must be HIGH to initiate write. A write can be terminated by CE<sub>1</sub> or WE going HIGH or CE<sub>2</sub> going LOW. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 During this period, the I/Os are in the output state and input signals should not be applied.




# Switching Waveforms (continued)

## rite Cycle No. 2 (CE Controlled)[13,14,15]



# Write Cycle No. 3 (WE Controlled, OE LOW)[13,14,15,16]




#### Notes:

 <sup>15.</sup> The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
 16. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.



## Typical DC and AC Characteristics





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Input/Output	Mode
Н	Х	Х	Х	High Z	Deselect/Power-Down
Х	L	Х	Х	High Z	Deselect/Power-Down
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

# **Address Designators**

Address Name	Address Function	Pin Number
A4	Х3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25

# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C185-15PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C185-15SC	S21	28-Lead Molded SOIC	
	CY7C185-15VC	V21	28-Lead Molded SOJ	
	CY7C185-15VI	V21	28-Lead Molded SOJ	Industrial
20	CY7C185-20PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C185-20SC	S21	28-Lead Molded SOIC	
	CY7C185-20VC	V21	28-Lead Molded SOJ	
	CY7C185-20VI	V21	28-Lead Molded SOJ	Industrial
25	CY7C185-25PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C185-25SC	S21	28-Lead Molded SOIC	
	CY7C185-25VC	V21	28-Lead Molded SOJ	
	CY7C185-25VI	V21	28-Lead Molded SOJ	Industrial
35	CY7C185-35PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C185-35SC	S21	28-Lead Molded SOIC	
	CY7C185-35VC	V21	28-Lead Molded SOJ	
	CY7C185-35VI	V21	28-Lead Molded SOJ	Industrial

Document #: 38-05043 Rev. \*A Page 8 of 11




## **Package Diagrams**

### 28-Lead (300-Mil) Molded DIP P21



#### 28-Lead (300-Mil) Molded SOIC S21



Document #: 38-05043 Rev. \*A

51-85031-\*B



## Package Diagrams (continued)

#### 28-Lead (300-Mil) Molded SOJ V21

# DIMENSIONS IN INCHES MAX. <u>DETAIL</u> **A** EXTERNAL LEAD DESIGN PIN 1 ID 0.330 0.350 0.300 0.014 0.020 OPTION 1 OPTION 2 0.697 0.713 SEATING PLANE 0.120 0.007 0.140 0.013 0.004

All product and company names mentioned in this document may be the trademarks of their respective holders.

0.025 MIN.



# **Document History Page**

Document Title: CY7C185 8K x 8 Static RAM Document Number: 38-05043						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	107145	09/10/01	SZV	Change from Spec number: 38-00037 to 38-05043		
*A	116470	09/16/02	CEA	Add applications foot note to data sheet.		

Document #: 38-05043 Rev. \*A Page 11 of 11