

# 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores

### **Features**


- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 4K x 8 organization
- 0.65 micron CMOS for optimum speed and power
- High speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 160 mA (max)
- Fully asynchronous operation
- Automatic power down
- Semaphores included on the 7C1342 to permit software handshaking between ports
- Available in 52-pin PLCC
- Pb-free packages available

### **Functional Description**

The CY7C135/135A<sup>[1]</sup> and CY7C1342 are high speed CMOS 4K x 8 dual-port static RAMs. The CY7C1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). The CY7C135/135A is suited for those systems that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7C1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin (CY7C1342 only).

The CY7C135/135A and CY7C1342 are available in 52-pin PLCC.



### Note

1. CY7C135 and CY7C135A are functionally identical

Cypress Semiconductor Corporation
Document #: 38-06038 Rev. \*D

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised December 09, 2008



### **Selection Guide**

Parameter		7C135-15 7C1342-15	7C135-20 7C1342-20	7C135/135A-25 7C1342-25	7C135-35 7C1342-35	7C135-55 7C1342-55	Unit
Maximum Access Time	15	20	25	35	55	ns	
Maximum Operating Current   Commercial		220	190	180	160	160	mA
Maximum Standby Current for Commercial		60	50	40	30	30	mA
I <sub>SB1</sub>							

# **Pin Configurations**

Figure 1. Pin Diagram - CY7C135/135A (Top View)





Figure 2. Pin Diagram - CY7C1342 (Top View)



# **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L-11L</sub>	A <sub>0R-11R</sub>	Address Lines
CEL	CER	Chip Enable
OEL	<del>OE</del> <sub>R</sub>	Output Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
SEM <sub>L</sub> (CY7C1342 only)	SEM <sub>R</sub> (CY7C1342 only)	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines determines which semaphore to write or read. The $I/O_0$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.



# Maximum Ratings<sup>[2]</sup>

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

in High Z State ......-0.5V to +7.0V

DC Input Voltage <sup>[3]</sup>	3.0V to +7.0V
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch Up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

Parameter	Description Test Conditions				35-15 42-15		35-20 342-20	7C13	35-25 5A-25 42-25	Unit
				Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 4.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		2.2		2.2		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	+10	-10	+10	-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, $GND \le V_O \le V_{CC}$		-10	+10	-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Com'l		220		190		180	mA
		I <sub>OUT</sub> = 0 mA							190	
I <sub>SB1</sub>	Standby Current		Com'l		60		50		40	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{[4]}$	Ind.						50	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ ,	Com'l		130		120		110	mA
	(One Port TTL Level)	$f = f_{MAX}^{[4]}$	Ind.						120	
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Levels)	Both Ports $\overline{CE}$ and $\overline{CE}_R \ge V_{CC} - 0.2V$ ,	Com'l		15		15		15	mA
		$ \begin{array}{l} V_{IN} \geq V_{CC} - 0.2V \\ or \ V_{IN} \leq 0.2V, \ f = 0^{[4]} \end{array} $	Ind.						30	
I <sub>SB4</sub>	Standby Current	One Port CE <sub>L</sub> or	Com'l		125		115		100	mA
	(One Port CMOS Level)	$\begin{array}{l} \overline{CE}_R \geq V_{CC} - 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V \text{ or} \\ V_{IN} \leq 0.2V, \\ \text{Active Port Outputs,} \\ f = f_{MAX}^{[4]} \end{array}$	Ind.						115	

### Notes

- The voltage on any input or I/O pin cannot exceed the power pin during power up.
- Pulse width < 20 ns.</li>
- 4. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SR3</sub>

Document #: 38-06038 Rev. \*D




## Electrical Characteristics Over the Operating Range (continued)


Parameter	Description	Test Conditions			35-35 42-35		35-55 42-55	Unit
	·		Min	Max	Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4	V
V <sub>IH</sub>				2.2		2.2		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, $GND \le V_O \le V_{CC}$		-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Com'l		160		160	mA
		V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Ind.		180		180	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[4]}$	Com'l		30		30	mA
	(Both Ports TTL Levels)	Ind.			40		40	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[4]}$	Com'l		100		100	mA
	(One Port TTL Level)		Ind.		110		110	
I <sub>SB3</sub>	Standby Current	Both Ports $\overline{CE}$ and $\overline{CE}_R \ge V_{CC} - 0.2V$ ,	Com'l		15		15	mA
(Both Ports CMOS Levels)		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{[4]}$			30		30	
I <sub>SB4</sub>	Standby Current	One Port $\overline{CE}_L$ or $\overline{CE}_R \ge V_{CC} - 0.2V$ ,	Com'l		90		90	mA
	(One Port CMOS Level)	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V,$ Active Port Outputs, $f = f_{MAX}^{[4]}$	Ind.		100		100	

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Figure 3. AC Test Loads and Waveforms





### Note

Document #: 38-06038 Rev. \*D

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics Over the Operating Range<sup>[6]</sup>

Parameter	Description		35-15 42-15		35-20 42-20	7C13	35-25 5A-25 42-25		35-35 42-35		35-55 42-55	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle												
t <sub>RC</sub>	Read Cycle Time	15		20		25		35		55		ns
$t_{AA}$	Address to Data Valid		15		20		25		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		15		20		25		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		10		13		15		20		25	ns
t <sub>LZOE</sub> [7,8,9]	OE Low to Low Z	3		3		3		3		3		ns
t <sub>HZOE</sub> [7,8,9]	OE HIGH to High Z		10		13		15		20		25	ns
t <sub>I ZCF</sub> [7,8,9]	CE LOW to Low Z	3		3		3		3		3		ns
t <sub>HZCE</sub> <sup>[7,8,9]</sup>	CE HIGH to High Z		10		13		15		20		25	ns
t <sub>PU</sub> <sup>[9]</sup>	CE LOW to Power Up	0		0		0		0		0		ns
t <sub>PD</sub> <sup>[9]</sup>	CE HIGH to Power Down		15		20		25		35		55	ns
Write Cycle												
t <sub>WC</sub>	Write Cycle Time	15		20		25		35		55		ns
t <sub>SCE</sub>	CE LOW to Write End	12		15		20		30		50		ns
t <sub>AW</sub>	Address Setup to Write End	12		15		20		30		50		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		15		20		25		50		ns
t <sub>SD</sub>	Data Setup to Write End	10		13		15		15		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		ns
t <sub>HZWE</sub> [8,9]	R/W LOW to High Z		10		13		15		20		25	ns
t <sub>LZWE</sub> [8,9]	R/W HIGH to Low Z	3		3		3		3		3		ns
t <sub>WDD</sub> <sup>[10]</sup>	Write Pulse to Data Delay		30		40		50		60		70	ns
t <sub>DDD</sub> <sup>[10]</sup>	Write Data Valid to Read Data Valid		25		30		30		35		40	ns
Semaphore	Timing <sup>[11]</sup>											
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		10		15		15		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		5		5		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		5		5		ns

<sup>6.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$ and 30 pF load capacitance.

<sup>7.</sup> At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub>.
8. Test conditions used are Load 3.

<sup>9.</sup> This parameter is guaranteed but not tested.

<sup>10.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 6. 11. Semaphore timing applies only to CY7C1342.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1<sup>[12,13]</sup>

Either Port Address Access






Figure 5. Read Cycle No. 2<sup>[12,14]</sup>





- 12.  $R/\overline{W}$  is HIGH for read cycle.
- 13. Device is continuously selected,  $\overline{CE} = V_{\parallel L}$  and  $\overline{OE} = V_{\parallel L}$ .

  14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  15.  $\overline{CE}_L = \overline{CE}_R = LOW$ ;  $R/\overline{W}_L = HIGH$



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1: OE Three-States Data I/Os (Either Port)[16, 17, 18]





Figure 8. Write Cycle No. 2: R/W Three-States Data I/Os (Either Port)[17, 19]



- 16. The internal write time of the memory is defined by the overlap of CE or SEM LOW and R.W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write. 17. R/W must be HIGH during all address transactions.
- 18. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  19. Data I/O pins enter high impedance when OE is held LOW during write.

Document #: 38-06038 Rev. \*D



# Switching Waveforms (continued)

Figure 9. Semaphore Read After Write Timing, Either Side (CY7C1342 only)[20]





Figure 10. Timing Diagram of Semaphore Contention (CY7C1342 Only) [21, 22, 23]



### Notes

- 20. CE = HIGH for the duration of the above timing (both write and read cycle).
- 21.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .
- 22. Semaphores are reset (available to both ports) at cycle start.
- 23. If t<sub>SPS</sub> is violated, it is guaranteed that only one side gains access to the semaphore.



### Architecture

The CY7C135/135A consists of an array of 4K words of 8 bits each of <u>dual-port</u> RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{R/W}$ ). Two semaphore control pins exist for the CY7C1342 ( $\overline{SEM}_{1/R}$ ).

### **Functional Description**

### **Write Operation**

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W to guarantee a valid write. Because there is no on-chip arbitration, the user must be sure that a specific location is not accessed simultaneously by both ports or erroneous data could result. A write operation is controlled by either the OE pin (see Figure 7) or the R/W pin (see Figure 8). Data can be written the theoe of R/W. Required inputs for write operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data is valid on the port wishing to read the location  $t_{\mbox{\scriptsize DDD}}$  after the data is presented on the writing port.

### **Read Operation**

When reading the device, the user must assert both the <u>OE</u> and <u>CE</u> pins. Data is available t<sub>ACE</sub> after <u>CE</u> or t<sub>DOE</sub> after <u>OE</u> are asserted. If the <u>use</u>r of the <u>CY7C1342</u> wishes to access a semaphore, the <u>SEM</u> pin must be asserted instead of the <u>CE</u> pin. Required inputs for read operations are summarized in <u>Table 1</u>.

### **Semaphore Operation**

The CY7C1342 provides eight semaphore latches, which are separate from the dual port memory locations. Semaphores are used to reserve resources which are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip enable for the semaphore latches.  $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW.  $A_{0-2}$  represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a 0 is written to the left port of an unused semaphore, a one appears at the same semaphore address on the right port. That semaphore can

now only be modified by the side showing a zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore. Table 2 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within t<sub>SPS</sub> of each other, it is guaranteed that only one side gains access to the semaphore.

Initialization of the semaphore is not automatic and must be reset during initialization program during power up. All semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.

Table 1. Non-Contending Read/Write


	Inp	outs		Outputs	Operation
CE	R/W	OE	SEM	1/00-1/07	Operation
Н	Х	Х	Н	High Z	Power Down
Н	Н	L	L	Data Out	Read Semaphore
Х	Х	Н	Χ	High Z	I/O Lines Disabled
Н	L	Χ	L	Data In	Write to Semaphore
L	Н	L	Н	Data Out	Read
L	L	Х	Н	Data In	Write
L	Х	Х	L		Illegal Condition


**Table 2. Semaphore Operation Example** 


Function	I/O <sub>0-7</sub> Left	I/O <sub>0-7</sub> Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to Semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore





# Typical DC and AC Characteristics


























# **Ordering Information**

### 4K x8 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C135-15JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C135-15JXC	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	
20	CY7C135-20JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
25	CY7C135-25JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C135-25JXC	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	
	CY7C135A-25JI	J69	52-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C135-25JXI	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	
35	CY7C135-35JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C135-35JI	CY7C135–35JI J69 52-Pin Plastic Leaded Chip Carrier		Industrial
55	CY7C135-55JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C135-55JI	J69	52-Pin Plastic Leaded Chip Carrier	Industrial

# **Package Diagram**

Figure 11. 52-Pin Pb-Free Plastic Leaded Chip Carrier J69



51-85004-\*A



### **Document History Page**

	Document Title: CY7C135/CY7C135A/CY7C1342 4K x 8 Dual Port Static RAM and 4K x 8 Dual Port SRAM with Semaphores Document Number: 38-06038								
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change					
**	110181	SZV	10/21/01	Change from Spec number: 38-00541 to 38-06038					
*A	122288	RBI	12/27/02	Power up requirements added to Maximum Ratings Information					
*B	236763	YDT	SEE ECN	Removed cross information from features section					
*C	393413	YIM	See ECN	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C135-15JXC, CY7C135-25JXC					
*D	2623540	VKN/PYRS	12/17/08	Added CY7C135A parts Removed CY7C1342 from the ordering information table					

# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

rioducis	
PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06038 Rev. \*D

Revised December 09, 2008

Page 12 of 12

All products and company names mentioned in this document may be the trademarks of their respective holders.