
HMMC-3004 DC–16 GHz GaAs HBT MMIC Divide-by-4 Prescaler



Data Sheet



Chip Size: Chip Size Tolerance: Chip Thickness: Pad Dimensions:

 $\begin{array}{l} 1330 \times 440 \ \mu m \ (52.4 \times 17.3 \ mils) \\ \pm \ 10 \ \mu m \ (\pm \ 0.4 \ mils) \\ 127 \pm 15 \ \mu m \ (5.0 \pm 0.6 \ mils) \\ 70 \times 70 \ \mu m \ (2.8 \times 2.8 \ mils) \end{array}$

Description

The HMMC-3004 GaAs HBT MMIC Prescaler offers DC to 16 GHz frequency translation for use in communications and EW systems incorporating high-frequency PLL oscillator circuits and signal-path down conversion applications. The prescaler provides a large input power sensitivity window and low phase noise. In addition to the features listed above the device offers an input disable contact pad to eliminate any self-oscillation condition.

Absolute Maximum Ratings^[1]

(@ $T_A = 25^{\circ}C$, unless otherwise indicated)

Symbol	Parameters/Conditions	Units	Min.	Max.
V _{CC}	Bias Supply Voltage	V		+7
V _{EE}	Bias Supply Voltage	V	-7	
[V _{CC} -V _{EE}]	Bias Supply Delta	V		+7
V _{Disable}	Pre-amp Disable Voltage	V	V _{EE}	V _{CC}
V _{Logic}	Logic Threshold Voltage	V	V _{CC} -1.5	V _{CC} -1.2
P _{in (CW)}	CW RF Input Power	dBm		+10
V _{RFin}	DC Input Voltage (@ RF _{in} or RF _{in} Ports)	V		$V_{CC} \pm 0.5$
T _{BS} ^[2]	Backside Operating Temp	°C	-40	+85
T _{stg}	Storage Temp	°C	-65	+165
T _{max}	Max. Assembly Temp. (60 seconds max.)	°C		310

Notes:

- 1. Operation in excess of any parameter limit (except $\rm T_{BS})$ may result in permanent damage to this device.
- 2. MTTF >1 x10⁶ hours @ $T_{BS} \le 85^{\circ}C$. Operation in excess of maximum operating temperature (T_{BS}) will degrade MTTF.

Features

- Wide frequency range: 0.2-16 GHz
- High input power sensitivity: On-chip pre- and post-amps
 20 to +10 dBm (1–10 GHz)
 -15 to +10 dBm (10–12 GHz)
 -10 to +5 dBm (12–15 GHz)
- Dual mode P_{out}: (chip form)
 +6.0 dBm (0.99 V_{p-p}) @ 80 mA
 0 dBm (0.5 V_{p-p}) @ 60 mA
- Low phase noise: -153 dBc/Hz @ 100 kHz Offset
- (+) or (-) single supply bias operation
- Wide bias supply range: 4.5 to 6.5 volt operating range
- Differental I/O with on-chip 50 Ω matching

Symbol	Parameters and Test Conditions		Min.	Тур.	Max.	
V _{CC} - V _{EE}	Operating bias supply difference ^[1]	V	4.5	5.0	6.5	
$ I_{CC} $ or $ I_{EE} $	Bias supply current (High output power configuration ^[2] : V _{PwrSel} = V _{EE}) Bias supply current (Low output power configuration: V _{PwrSel} = open)		68 51	80 60	92 69	
V _{RFin(q)} V _{RFout(q)}	Quiescent DC voltage appearing at all RF ports	V		V _{CC}		
V _{Logic} Nominal ECL Logic Level (V _{Logic} contact self-bias voltage, generated on-chip)		V	V _{CC} - 1.45	V _{CC} - 1.35	V _{CC} - 1.25	

HMMC-3004 DC Specifications/Physical Properties (@ $T_A = 25^{\circ}$ C, $V_{CC} - V_{EE} = 5.0$ volts, unless otherwise indicated)

Notes:

1. Prescaler will operate over full specified supply voltage range. V_{CC} or V_{EE} not to exceed limits specified in Absolute Maximum Ratings section. 2. High output power configuration: $P_{out} = +6.0 \text{ dBm} (V_{out} = 0.99 \text{ V}_{p-p})$, Low output power configuration: $P_{out} = 0 \text{ dBm} (V_{out} = 0.5 \text{ V}_{p-p})$

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.
f _{in(max)}	Maximum input frequency of operation	GHz	16	18	
$f_{\rm in(min)}$	Minimum input frequency of operation ^[1] (P _{in} = -10 dBm)	GHz		0.2	0.5
f _{Self-Osc.}	Output Self-Oscillation Frequency ^[2]	GHz		3.4	
P _{in}	(a) DC, (Square-wave input) (a) $f_{in} = 500$ MHz, (Sine-wave input) $f_{in} = 1$ to 10 GHz $f_{in} = 10$ to 12 GHz $f_{in} = 12$ to 15 GHz	dBm dBm dBm dBm dBm	-15 -15 -15 -10 -4	>-25 >-20 >-25 >-15 >-10	+10 +10 +10 +10 +4
RL	Small-Signal Input/Output Return Loss (@ƒ _{in} < 12 GHz)	dB		15	
S ₁₂	Small-Signal Reverse Isolation (@f _{in} <12 GHz)	dB		30	
φ _N	SSB Phase Noise (@ $P_{in} = 0 \text{ dBm}$, 100 kHz offset from a $f_{out} = 1.2 \text{ GHz Carrier}$)	dBc/Hz		-153	
Jitter	Input signal time variation @ zero-crossing (f _{in} = 10 GHz, P _{in} = -10 dBm)	ps		1	
T _r or T _f	Output edge speed (10% to 90% rise/fall time)	ps		70	

RF Specifications, (T_A = 25°C, Z_0 = 50 Ω , V_{CC} - V_{EE} = 5.0 volts)

Notes:

1. For sine-wave input signal. Prescaler will operate down to D.C. for square-wave input signal. Minimum divide frequency limited by input slew-rate.

2. Prescaler can exhibit this output signal under bias in the absence of an RF input signal. This condition may be eliminated by use of the Pre-amp Disable $(V_{Disable})$ feature, or the Differental Input de-biasing technique.

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.
	@ f_{out} < 1 GHz	dBm	4.0	6.0	
P _{out}	$@f_{out} = 2.5 \text{ GHz}$	dBm	4.0	6.0	
out	$@ f_{out} = 3.5 \text{ GHz}$	dBm	3.0	5.0	
	$@f_{out} < 1 \text{ GHz}$	volts	0.79	0.99	
V _{out(p-p)}	(a) $f_{out} = 2.5 \text{ GHz}$	volts	0.79	0.99	
	@ $f_{out} = 3.5 \text{ GHz}$	volts	0.70	0.88	
	$f_{\sf out}$ power level appearing at RF _{in} or $\overline{\sf RF}_{\sf in}$	dBm		-48	
D	(@ f_{in} = 12 GHz, Unused RF _{out} or \overline{RF}_{out} unterminated)				
P _{Spitback}	$f_{\sf out}$ power level appearing at RF _{in} or $\overline{\sf RF}_{\sf in}$	dBm		-68	
	(@ $f_{in} = 12 \text{ GHz}$, Both RF _{out} & $\overline{\text{RF}}_{out}$ terminated)				
P _{feedthru}	Power level of f_{in} appearing at RF _{out} or \overline{RF}_{out}	dBc		-30	
	(@ $f_{in} = 12 \text{ GHz}, P_{in} = 0 \text{ dBm}, \text{Referred to } P_{in}(f_{in})$)				
H ₂	Second harmonic distortion output level	dBc		-25	
2	(@ f_{out} = 3.0 GHz, Referred to P _{out} (f_{out}))				

HMMC-3004 RF Specifications, continued **High Output Power Operating Mode**^[1] ($T_A = 25^{\circ}C, Z_0 = 50\Omega, V_{CC} - V_{EE} = 5.0 V$)

Low Output Power Operating Mode^[2]

	$(0 f_{out} < 1 \text{ GHz})$	dBm	-2.0	0	
Pout	$\oint f_{out} = 2.5 \text{ GHz}$	dBm	-2.0	0	
	@ $f_{out} = 3.5 \text{ GHz}$	dBm	-3.0	-1.0	
	$@f_{out}$ < 1 GHz	volts	0.39	0.5	
V _{out(p-p)}	@ $f_{out} = 2.5 \text{ GHz}$	volts	0.39	0.5	
(F F/	@ $f_{out} = 3.5 \text{ GHz}$	volts	0.35	0.44	
	$f_{\sf out}$ power level appearing at RF _{in} or RF _{in}	dBm		-57	
D	(@ f_{in} = 12 GHz, Unused RF _{out} or RF _{out} unterminated)				
P _{Spitback}	$f_{\sf out}$ power level appearing at ${\sf RF}_{\sf in}$ or $\overline{\sf RF}_{\sf in}$	dBm		-77	
	(@ f_{in} = 12 GHz, Both RF _{out} & \overline{RF}_{out} terminated)				
P _{feedthru}	Power level of f_{in} appearing at RF _{out} or \overline{RF}_{out}	dBc		-30	
	(@ f_{in} = 12 GHz, P_{in} = 0 dBm, Referred to P_{in} (f_{in}))				
H ₂	Second harmonic distortion output level	dBc		-30	
	(@ f_{out} = 3.0 GHz, Referred to $P_{out}(f_{out})$)				

Notes:

1. $V_{PwrSel} = V_{EE}$. 2. $V_{PwrSel} = Open Circuit.$




Figure 1. HMMC-3004 Simplified Schematic.

Applications

The HMMC-3004 is designed for use in high frequency communications, microwave instrumentation, and EW radar systems where low phase-noise PLL control circuitry or broad-band frequency translation is required.

Operation

The device is designed to operate when driven with either a singleended or differential sinusoidal input signal over a 200 MHz to 16 GHz bandwidth. Below 200 MHz the prescaler input is "slew-rate" limited, requiring fast rising and falling edge speeds to properly divide. The device will operate at frequencies down to DC when driven with a square-wave.

The device may be biased from either a single positive or single negative supply bias. The backside of the device is not DC connected to any DC bias point on the device.

For positive supply operation V_{CC} is nominally biased at any voltage in the +4.5 to +6.5 volt range with V_{EE} (or V_{EE} & V_{PwrSel}) grounded. For negative bias operation V_{CC} is typically grounded and a negative voltage between -4.5 to -6.5 volts is applied to V_{EE} (or V_{EE} & V_{PwrSel}).

Several features are designed into this prescaler:

1) Dual-Output Power Feature

Bonding both V_{EE} and V_{PwrSel} pads to either ground (positive bias mode) or the negative supply (negative bias mode), will deliver ~0 dBm [0.5Vp-p] at the RF output port while drawing ~40 mA supply current. Eliminating the V_{PwrSel} connection results in reduced output power and voltage swing, -6.0 dBm [0.25Vp-p] but at a reduced current draw of ~30 mA resulting in less overall power dissipation. (NOTE: V_{EE} must ALWAYS be bonded and V_{PwrSel} must NEVER be biased to any potential other than V_{EE} or open-circuited.)

2) V_{Logic} ECL Contact Pad

Under normal conditions no connection or external bias is required to this pad and it is self-biased to the on-chip ECL logic threshold voltage (V_{CC} –1.35V). The user can provide an external bias to this pad (1.5 to 1.2 volts less than V_{CC}) to force the prescaler to operate at a system generated logic threshold voltage.

3) Input Disable Feature

If an RF signal with sufficient signal to noise ratio is present at the RF input, the prescaler will operate and provide a divided output equal to the input frequency divided by the divide modulus. Under certain "ideal" conditions where the input is well matched at the right input frequency, the device may "selfoscillate", especially under small signal input powers or with only noise present at the input. This "self-oscillation" will produce an undesired output signal also known as a false trigger. By applying an external bias to the input disable contact pad (more positive than V_{CC} – 1.35V), the input preamplifier stage is locked into either logic "high" or logic "low" preventing frequency division and any self-oscillation frequency which may be present.

4) Input DC Offset

Another method used to prevent false triggers or self-oscillation conditions is to apply a 20 to 100 mV DC offset voltage between the RF_{in} and \overline{RF}_{in} ports. This prevents noise or spurious low level signals from triggering the divider.

Adding a 10K resistor between the unused RF input to a contact point at the $V_{\rm EE}$ potential will

result in an offset of ≈25mV between the RF inputs. Note however, that the input sensitivity will be reduced slightly due to the presence of this offset.

Assembly Techniques

Figure 3 shows the chip assembly diagram for single-ended I/O operation through 12 GHz for either positive or negative bias supply operation. In either case the supply contact to the chip must be capacitively bypassed to provide good input sensitivity and low input power feedthrough. Independent of the bias applied to the device, the backside of the chip should always be connected to both a good RF ground plane and a good thermal heat sinking region on the mounting surface.

All RF ports are DC connected on-chip to the $V_{\rm CC}$ contact through on-chip 50Ω resistors. Under any bias conditions where V_{CC} is not DC grounded, the RF ports should be AC coupled via series capacitors mounted on the thin-film substrate at each RF port. Only under bias conditions where V_{CC} is DC grounded (as is typical for negative bias supply operation) may the RF ports be direct coupled to adjacent circuitry or in some cases, such as level shifting to subsequent stages. In the latter case the device backside may be "floated" and bias applied as the difference between V_{CC} and V_{EE} .

All bonds between the device and this bypass capacitor should be as short as possible to limit the inductance. For operation at frequencies below 1 GHz, a large value capacitor must be added to provide proper RF bypassing.

Due to on-chip 50Ω matching resistors at all four RF ports, no external termination is required on any unused RF port. However, improved "Spitback" performance (~20 dB) and input sensitivity can be achieved by terminating the unused RFout port to V_{CC} through 50 Ω (positive supply) or to ground via a 50 Ω termination (negative supply operation).

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly.

MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.


Avago application note #54, "GaAs MMIC ESD, Die Attach and Bonding Guidelines" provides basic information on these subjects.


Optional DC Operating Values/Logic Levels ($T_A = 25^{\circ}C$)

Function	Symbol	Conditions	Min. (volts/mA)	Typical (volts/mA)	Max. (volts∕mA)
Logic Threshold ^[1]	V _{Logic}		V _{CC} - 1.5	V _{CC} -1.35	V _{CC} - 1.2
	V _{Disable(High)} [Disable]		V _{Logic} + 0.25	V _{Logic}	V _{CC}
Input Disable	V _{Disable(Low)} [Enable]		V _{EE}		$V_{Logic} - 0.25$
	I _{Disable}	$V_{\rm D} > V_{\rm EE} + 3$	$(V_{Disable} - V_{EE} - 3)/500$	$(V_{Disable} - V_{EE} - 3)/500$	$(V_{\text{Disable}} - V_{\text{EE}} - 3) / 500$
		$V_{\rm D} < V_{\rm EE} + 3$	0	0	0

Note:

1. Acceptable voltage range when applied from external source.





Notes:

- All dimensions in microns.
- All Pad Dim: 70 x 70 μm (except where noted)
- Tolerances: ±10 μm
- + Chip Thickness: $127\pm15\,\mu\text{m}$

Figure 2. Pad Locations and Chip Dimensions.

POSITIVE SUPPLY




Figure 3. Assembly Diagrams.

HMMC-3004 Supplemental Data





Figure 4. Typical Input Sensitivity Window.



PERIOD, (200 pS/div.)

Figure 6. Typical Output Voltage Waveform.




Figure 8. Typical Phase Noise Performance.




Figure 5. Typical Supply Current & $V_{\text{Logic}}\xspace$ vs. Supply Voltage.





Figure 7. Typical Output Power vs. Output Frequency, $f_{\rm out}$ (GHz).



 $P(f_{out})$ appearing at RF input port.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. In this data sheet the term *typical* refers to the 50th percentile performance. For additional information contact your local Avago Technologies' sales representative.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies, Limited. All rights reserved. Obsoletes 5988-3195EN 5988-6157EN November 14, 2006

