
# HMMC-5040 20-40 GHz Amplifier



# **Data Sheet**



Chip Size: Chip Size Tolerance: Chip Thickness: Pad Dimensions: 1720 x 760  $\mu$ m (67.7 x 29.9 mils) ±10  $\mu$ m (±0.4 mils) 127 ± 15  $\mu$ m (5.0 ± 0.6 mils) 80 x 80  $\mu$ m (3.1 x 3.1 mils)

### Description

The HMMC-5040 is a high-gain broadband MMIC amplifier designed for both military applica-tions and commercial communication systems. This four stage amplifier has input and output matching circuitry for use in 50 ohm environments. It is fabricated using a PHEMT integrated circuit structure that provides exceptional broadband performance. The backside of the chip is both RF and DC ground. This helps simplify the assembly process and reduces assembly related performance variations and costs. This MMIC is a cost effective alternative to hybrid (discrete-FET) amplifiers that require complex tuning and assembly processes.

# Features

- Large bandwidth:
   20-44 GHz typical
   21-40 GHz specified
- High gain: 22 dB typical
- Saturated output power: 21 dBm typical
- Supply bias:
  - $\leq$  4.5 volts @  $\leq$  300 mA

## Absolute Maximum Ratings<sup>[1]</sup>

Symbol	Parameters/Conditions	Units	Min.	Max.
V <sub>D1, 2-3-4</sub>	Drain Supply Voltages	V		5
V <sub>G1, 2-3-4</sub>	Gate Supply Voltages	V	-3.0	0.5
I <sub>DD</sub>	Total Drain Current	mA		400
P <sub>in</sub>	RF Input Power	dBm		21
T <sub>ch</sub>	Channel Temperature <sup>[2]</sup>	°C		+160
Γ <sub>A</sub>	Backside Ambient Temp.	°C	-55	+75
T <sub>stg</sub>	Storage Temperature	°C	-65	+165
T <sub>max</sub>	Maximum Assembly Temp.	°C		+300

Notes:

1. Absolute maximum ratings for continuous operation unless otherwise noted.

2. Refer to DC Specifications/Physical Properties table for derating information.

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.	
V <sub>D1, 2-3-4</sub>	Drain Supply Operating Voltages	Volts	2	4.5	5	
I <sub>D1</sub>	First Stage Drain Supply Current (V <sub>DD</sub> = 4.5 V, V <sub>G1</sub> = -0.6 V)	mA		55		
I <sub>D2-3-4</sub>	Total Drain Supply Current for Stages 2, 3, and 4 (V_{DD} = 4.5 V, V_{GG} = -0.6 V)	mA		245		
V <sub>G1, 2, 3-4</sub>	Gate Supply Operating Voltages (I_{DD} $\cong$ 300 mA)	Volts		-0.6		
V <sub>P</sub>	Pinch-off Voltage (V_{DD} = 4.5 V, $I_{DD} \leq$ 10 mA)	Volts -2		-1.2	-0.8	
$\theta_{ch-bs}$	Thermal Resistance <sup>[2]</sup> (Channel-to-Backside at T <sub>ch</sub> = 160°C)	°C/Watt		62		
T <sub>ch</sub>	Channel Temperature <sup>[3]</sup> (T <sub>A</sub> = 75°C, MTTF > 10° hrs, V <sub>DD</sub> = 4.5 V, I <sub>DD</sub> = 300 mA)	٦°		160		

# HMMC-5040 DC Specifications/Physical Properties<sup>[1]</sup>

Notes:

1. Backside ambient operating temperature  $T_A$  = 25  $^\circ\text{C}$  unless otherwise noted.

2. Thermal resistance (°C/Watt) at a channel temperature T(°C) can be *estimated* using the equation:

 $\theta(T) \cong 62 \times [T(^{\circ}C) + 273] / [160^{\circ}C + 273].$ 

3. Derate MTTF by a factor of two for every  $8^{\circ}$ C above T<sub>ch</sub>.

# HMMC-5040 RF Specifications, $T_A$ = 25°C, $Z_o$ = 50 $\Omega,\,V_{DD}$ = 4.5 V, $I_{DD}$ = 300 mA

Symbol BW	Parameters/Conditions Operating Bandwidth	Broadband Specifications				Narrow Band Performance		
		<b>Units</b> GHz	<b>Min.</b> 21	<b>Typ.</b> 20–44	<b>Max.</b>	Typical		
						21-24	27-29	37-40
Gain	Small Signal Gain	dB	20	22		25	23	22
$\Delta$ Gain	Small Signal Gain Flatness	dB		±1.5		±1	±0.75	±0.3
(RL <sub>in</sub> ) <sub>MIN</sub>	Minimum Input Return Loss	dB	8	10		9	10	14
(RL <sub>out</sub> ) <sub>MIN</sub>	Minimum Output Return Loss	dB	8	10		10	11	12
Isolation	Reverse Isolation	dB		54		54	54	54
P <sub>-1dB</sub>	Output Power (@ 1dB Gain Compression)	dBm		18		18	18	18
P <sub>SAT</sub>	Saturated Output Power @ 3 dB Gain Compression	dBm	20	21		21	21	21

#### Applications

The HMMC-5040 broadband amplifier is designed for both military (35 GHz) applications and wireless communication systems that operate at 23, 28, and 38 GHz. It is also suitable for use as a frequency multiplier due to excellent below-band input return loss and high gain.

#### **Biasing and Operation**

The recommended DC bias condition is with all drains connected to single 4.5 volt supply and all gates connected to an adjustable negative voltage supply as shown in Figure 12a. The gate voltage is adjusted for a total drain supply current of typically up to 300 mA. Figures 4, 5, 8, and 9 can be used to help estimate the minimum drain voltage and current necessary for a given RF gain and output power.

The second, third, and fourth stage DC drain bias lines are connected internally (Figure 1) and therefore require only a single bond wire. An additional bond wire is needed for the first stage DC drain bias,  $V_{\rm D1}$ .

Only the third and fourth stage DC gate bias lines are connected internally. A total of three DC gate bond wires are required: one for  $V_{G1}$ , one for  $V_{G2}$ , and one for the  $V_{G3}$ -to- $V_{G4}$  connection.

The RF input has matching circuitry that creates a 50 ohm DC and RF path to ground. A DC blocking capacitor should be used in the RF input transmission line. Any DC voltage applied to the RF input must be maintained below 1 volt. The RF output is AC-coupled. No ground wires are needed since ground connections are made with plated through-holes to the backside of the device.

The HMMC-5040 can also be used to double, triple, or quadruple the frequency of input signals. Many bias schemes may be used to generate and amplify desired harmonics within the device. The information given here is intended to be used by the customer as a starting point for such applications. Optimum conversion efficiency is obtained with approximately 14 dBm input drive level.

As a *doubler*, the device can multiply an input signal in the 10-20 GHz frequency range up to 20-40 GHz with conversion gain for output frequencies exceeding 30 GHz. Similarly, 5-10 GHz signals can be quadrupled to 20-40 GHz with some conversion loss. Frequency doubling or quadrupling is accomplished by operating the first gain stage at pinch-off (V G1 = V P @ 1.2 volts). Stages 2, 3, and 4 are biased for normal amplification. The assembly diagram shown in Figure 12b can be used.

To operate the device as a frequency tripler the drain voltage can be reduced to approximately 2.5 volts and the gate voltage can be set at about -0.4 volts or adjusted to minimize second harmonics if needed. Either of Figures 12a or Figure 12b can be used.

Contact your local Avago Technologies sales representative for additional information concerning multiplier performance and operating conditions.

#### **Assembly Techniques**

It is recommended that the RF input and output connections be made using either 500 lines/inch (or equivalent) gold wire mesh. The RF connections should be kept as short as possible to minimize inductance. The DC bias supply wires can be 0.7 mil diameter gold.

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly. MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.

Avago application note #54, "GaAs MMIC ESD, Die Attach and Bonding Guidelines" provides basic information on these subjects.

#### **Additional References**

AN #46, "HMMC-5040 20-40 GHz Amplifier", AN #50, "HMMC-5040 As a 20-40 GHz Multiplier" and PN #3, "HMMC-5040 and HMMC-5032 Demo, 20-32 GHz High Gain Medium Power Amp."





Figure 1. HMMC-5040 Simplified Schematic Diagram.





**HMMC-5040** Typical Performance

Figure 2. Typical Gain and Isolation vs. Frequency.[1]




Figure 4. Broadband Gain as a Function of Drain Current vs. Frequency with  $V_{DD} = 4.5 V.$ <sup>[1]</sup>

### Note:

1. Wafer-probed measurements




Figure 3. Typical Input and Output Return Loss vs. Frequency.<sup>[1]</sup>




Figure 5. Broadband Gain as a Function of Drain Current vs Frequency with  $V_{DD} = 3 V.^{[1]}$ 

#### HMMC-5040 Typical Performance, continued




Figure 6. Small-Signal Gain<sup>[1]</sup> and Compressed Power<sup>[3]</sup> vs. Temperature.




Figure 8. Output Power<sup>[2]</sup> and Efficiency vs. Drain Current with  $V_{DD}$  = 4.5 V.




Figure 10. Gain Compression and Efficiency Characteristics.<sup>[3]</sup>




Figure 7. Noise Figure vs. Frequency.




Figure 9. Output Power<sup>[2]</sup> and Efficiency vs. Drain Current with  $V_{DD}$  = 3 V.




Figure 11. Output Power and Gain vs. Frequency Characteristics.<sup>[3]</sup>

#### Notes:

- 1. Measurements taken on a device mounted in a connectorized package calibrated at the connector terminals.
- 2. Output power into 50  $\Omega$  with 2 dBm input power. Wafer-probed measurements.
- 3. Wafer-probed measurements.




Figure 12a. Single drain and single gate supply assembly for tripler and standard amplifier applications.




Figure 12b. Separate first-stage gate bias supply for any multiplier or amplifier application. This diagram shows an optional variation to the  $V_{e_2}$  jumper-wire bonding scheme presented in (a).

#### Figure 12. HMMC-5040 Common Assembly Diagrams.

(Note: To assure stable operation, bias supply feeds should be bypassed to ground with a capacitor,  $C_{b}$  > 100 nF typical.)




Figure 13. HMMC-5040 Bonding Pad Locations. (Dimensions in micrometers)

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. In this data sheet the term *typical* refers to the 50th percentile performance. For additional information contact your local Avago Technologies sales representative.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com** 

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies, Limited. All rights reserved. Obsoletes 5988-1896E 5988-4934EN September 1, 2006

