# **Hex Gate**

The MC14572UB hex functional gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate.

#### Features

- Diode Protection on All Inputs
- Single Supply Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NOR Input Pin Adjacent to VSS Pin to Simplify Use As An Inverter
- NAND Input Pin Adjacent to V<sub>DD</sub> Pin to Simplify Use As An Inverter
- NOR Output Pin Adjacent to Inverter Input Pin For OR Application
- NAND Output Pin Adjacent to Inverter Input Pin For AND Application
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range
- Pb–Free Packages are Available\*

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

| Parameter  | Symbol                             | Value                            | Unit |
|--|------------------------------------|----------------------------------|------|
| DC Supply Voltage Range                            | V <sub>DD</sub>                    | -0.5 to +18.0                    | V    |
| Input or Output Voltage Range<br>(DC or Transient) | V <sub>in</sub> , V <sub>out</sub> | –0.5 to V <sub>DD</sub><br>+ 0.5 | V    |
| Input or Output Current (DC or Transient) per Pin  | I <sub>in</sub> , I <sub>out</sub> | ±10                              | mA   |
| Power Dissipation, per Package (Note 1)            | PD                                 | 500                              | mW   |
| Ambient Temperature Range                          | T <sub>A</sub>                     | -55 to +125                      | °C   |
| Storage Temperature Range                          | T <sub>stg</sub>                   | -65 to +150                      | °C   |
| Lead Temperature (8–Second Soldering)              | TL                                 | 260                              | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating: Plastic "P and D/DW"

Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



# **ON Semiconductor®**

http://onsemi.com

#### MARKING DIAGRAMS

|                              | PDIP-16<br>P SUFFIX<br>CASE 648                   | 16 <u> </u>                         |
|------------------------------|---|-------------------------------------|
| Leverence and                | SOIC-16<br>D SUFFIX<br>CASE 751B                  | 16<br>14572UBG<br>AWLYWW<br>        |
| entrinter                    | SOEIAJ-16<br>F SUFFIX<br>CASE 966                 | 16 ПППППППП<br>MC14572UB<br>O ALYWG |
| A<br>WL, L<br>YY, Y<br>WW, V | = Assembly<br>= Wafer Lo<br>= Year<br>V = Work We | t                                   |

#### **ORDERING INFORMATION**

G

= Pb-Free Package

| Device        | Package              | Shipping <sup>†</sup> |  |  |  |  |
|---------------|----------------------|-----------------------|--|--|--|--|
| MC14572UBCP   | PDIP-16              | 25 Units / Rail       |  |  |  |  |
| MC14572UBCPG  | PDIP-16<br>(Pb-Free) | 25 Units / Rail       |  |  |  |  |
| MC14572UBD    | SOIC-16              | 48 Units / Rail       |  |  |  |  |
| MC14572UBDG   | SOIC-16<br>(Pb-Free) | 48 Units / Rail       |  |  |  |  |
| MC14572UBDR2  | SOIC-16              | 2500/Tape & Reel      |  |  |  |  |
| MC14572UBDR2G | SOIC-16<br>(Pb-Free) | 2500/Tape & Reel      |  |  |  |  |
| MC14572UBF    | SOEIAJ-16            | 50 Units / Rail       |  |  |  |  |

†For information on tape and reel specifications,

including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

| PIN ASSIGNMENT     |    |    |  |  |  |  |
|--------------------|----|----|--|--|--|--|
|                    | 1● | 16 | ] V <sub>DD</sub><br>] IN 2 <sub>F</sub> |  |  |  |
| IN <sub>A</sub>    | 2  |    |  |  |  |  |
| out <sub>b</sub> [ | 3  | 14 | ] IN 1 <sub>F</sub>                      |  |  |  |
| IN <sub>B</sub>    | 4  | 13 |  |  |  |  |

12 | IN<sub>E</sub>

10 🛛 IN<sub>D</sub>

9 0UTD

оит<sub>с</sub> [

IN 2<sub>C</sub>


V<sub>SS</sub> [] 8

5


6

7

## LOGIC DIAGRAM



## **CIRCUIT SCHEMATIC**



#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to $V_{SS}$ )

|   |                 |                        | – 55°C 25°C 125°C                  |                      |                                  | S°C                                       |                      |                                    |                      |      |
|---|-----------------|------------------------|------------------------------------|----------------------|----------------------------------|---|----------------------|------------------------------------|----------------------|------|
| Characteristic  | Symbol          | V <sub>DD</sub><br>Vdc | Min                                | Мах                  | Min                              | Typ<br>(Note 2)                           | Мах                  | Min                                | Мах                  | Unit |
| Output Voltage "0" Level<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | V <sub>OL</sub> | 5.0<br>10<br>15        | -<br>-<br>-                        | 0.05<br>0.05<br>0.05 | _<br>_<br>_                      | 0<br>0<br>0                               | 0.05<br>0.05<br>0.05 | -<br>-<br>-                        | 0.05<br>0.05<br>0.05 | Vdc  |
| V <sub>in</sub> = 0 or V <sub>DD</sub> "1" Level  | V <sub>OH</sub> | 5.0<br>10<br>15        | 4.95<br>9.95<br>14.95              | _<br>_<br>_          | 4.95<br>9.95<br>14.95            | 5.0<br>10<br>15                           | -<br>-<br>-          | 4.95<br>9.95<br>14.95              | _<br>_<br>_          | Vdc  |
| Input Voltage "0" Level<br>( $V_O = 4.5 \text{ or } 0.5 \text{ Vdc}$ )<br>( $V_O = 9.0 \text{ or } 1.0 \text{ Vdc}$ )<br>( $V_O = 13.5 \text{ or } 1.5 \text{ Vdc}$ )               | V <sub>IL</sub> | 5.0<br>10<br>15        | _<br>_<br>_                        | 1.0<br>2.0<br>2.5    | _<br>_<br>_                      | 2.25<br>4.50<br>6.75                      | 1.0<br>2.0<br>2.5    | -<br>-<br>-                        | 1.0<br>2.0<br>2.5    | Vdc  |
| "1" Level<br>(V <sub>O</sub> = 0.5 or 4.5 Vdc)<br>(V <sub>O</sub> = 1.0 or 9.0 Vdc)<br>(V <sub>O</sub> = 1.5 or 13.5 Vdc)   | V <sub>IH</sub> | 5.0<br>10<br>15        | 4.0<br>8.0<br>12.5                 | -<br>-<br>-          | 4.0<br>8.0<br>12.5               | 2.75<br>5.50<br>8.25                      | -<br>-<br>-          | 4.0<br>8.0<br>12.5                 |                      | Vdc  |
| $\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$ | I <sub>OH</sub> | 5.0<br>5.0<br>10<br>15 | - 1.2<br>- 0.25<br>- 0.62<br>- 1.8 | -<br>-<br>-          | - 1.0<br>- 0.2<br>- 0.5<br>- 1.5 | - 1.7<br>- 0.36<br>- 0.9<br>- 3.5         | -<br>-<br>-          | - 0.7<br>- 0.14<br>- 0.35<br>- 1.1 | -<br>-<br>-          | mAdc |
| $\begin{array}{l} (V_{OL} = 0.4 \; Vdc) & Sink \\ (V_{OL} = 0.5 \; Vdc) \\ (V_{OL} = 1.5 \; Vdc) \end{array}$   | I <sub>OL</sub> | 5.0<br>10<br>15        | 0.64<br>1.6<br>4.2                 | -<br>-<br>-          | 0.51<br>1.3<br>3.4               | 0.88<br>2.25<br>8.8                       | -<br>-<br>-          | 0.36<br>0.9<br>2.4                 | -<br>-<br>-          | mAdc |
| Input Current   | l <sub>in</sub> | 15                     | -                                  | ±0.1                 | -                                | ±0.00001                                  | ±0.1                 | -                                  | ±1.0                 | μAdc |
| Input Capacitance (V <sub>in</sub> = 0)   | C <sub>in</sub> | -                      | -                                  | -                    | -                                | 5.0                                       | 7.5                  | -                                  | -                    | pF   |
| Quiescent Current (Per Package)   | I <sub>DD</sub> | 5.0<br>10<br>15        |                                    | 0.25<br>0.5<br>1.0   | _<br>_<br>_                      | 0.0005<br>0.0010<br>0.0015                | 0.25<br>0.5<br>1.0   |                                    | 7.5<br>15<br>30      | μAdc |
| Total Supply Current (Notes 3, 4)<br>(Dynamic plus Quiescent,<br>Per Package)<br>(C <sub>L</sub> = 50 pF on all outputs, all<br>buffers switching)                                  | Ι <sub>Τ</sub>  | 5.0<br>10<br>15        |                                    |                      | I <sub>T</sub> = (3              | .89 μA/kHz)<br>.80 μA/kHz)<br>.68 μA/kHz) | f + I <sub>DD</sub>  |                                    |                      | μAdc |

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.006.

#### SWITCHING CHARACTERISTICS (Type 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

| Characteristic   | Symbol                                 | V <sub>DD</sub> | Min         | <b>Typ</b><br>(Note 6) | Мах               | Unit |
|--|--|-----------------|-------------|------------------------|-------------------|------|
| Output Rise Time<br>$t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$<br>$t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$<br>$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$                                  | t <sub>TLH</sub>                       | 5.0<br>10<br>15 | -<br>-<br>- | 180<br>90<br>65        | 360<br>180<br>130 | ns   |
| Output Fall Time<br>$t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$<br>$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$<br>$t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$                             | t <sub>THL</sub>                       | 5.0<br>10<br>15 | _<br>_<br>_ | 100<br>50<br>40        | 200<br>100<br>80  | ns   |
| Propagation Delay Time<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 5 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 17 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | 5.0<br>10<br>15 | -<br>-<br>- | 90<br>50<br>40         | 180<br>100<br>80  | ns   |

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Test Circuits and Waveforms

#### PACKAGE DIMENSIONS

PDIP-16 CASE 648-08 ISSUE T




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD ELASH

- MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

|     | INC   | HES   | MILLIM   | IETERS |
|-----|-------|-------|----------|--------|
| DIM | MIN   | MAX   | MIN      | MAX    |
| Α   | 0.740 | 0.770 | 18.80    | 19.55  |
| В   | 0.250 | 0.270 | 6.35     | 6.85   |
| С   | 0.145 | 0.175 | 3.69     | 4.44   |
| D   | 0.015 | 0.021 | 0.39     | 0.53   |
| F   | 0.040 | 0.70  | 1.02     | 1.77   |
| G   | 0.100 | BSC   | 2.54 BSC |        |
| Н   | 0.050 | BSC   | 1.27 BSC |        |
| J   | 0.008 | 0.015 | 0.21     | 0.38   |
| κ   | 0.110 | 0.130 | 2.80     | 3.30   |
| L   | 0.295 | 0.305 | 7.50     | 7.74   |
| М   | 0 °   | 10 °  | 0 °      | 10 °   |
| S   | 0.020 | 0.040 | 0.51     | 1.01   |

SOIC-16 CASE 751B-05 **ISSUE J** 



NOTES:

- NOTES:

   1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

   2. CONTROLLING DIMENSION: MILLIMETER.

   3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.


   4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)


- MAXIMUM MOLD PHOTHUSION 0.15 (0.000) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 5.

|     | MILLIMETERS |        | 1110      | UFC   |
|-----|-------------|--------|-----------|-------|
|     | WILLIN      | IEIEKS | INC       | HES   |
| DIM | MIN         | MAX    | MIN       | MAX   |
| Α   | 9.80        | 10.00  | 0.386     | 0.393 |
| В   | 3.80        | 4.00   | 0.150     | 0.157 |
| C   | 1.35        | 1.75   | 0.054     | 0.068 |
| D   | 0.35        | 0.49   | 0.014     | 0.019 |
| F   | 0.40        | 1.25   | 0.016     | 0.049 |
| G   | 1.27        | BSC    | 0.050 BSC |       |
| J   | 0.19        | 0.25   | 0.008     | 0.009 |
| K   | 0.10        | 0.25   | 0.004     | 0.009 |
| М   | 0 °         | 7°     | 0 °       | 7°    |
| Ρ   | 5.80        | 6.20   | 0.229     | 0.244 |
| B   | 0.25        | 0.50   | 0.010     | 0.019 |


#### PACKAGE DIMENSIONS


SOEIAJ-16 CASE 966-01 ISSUE A











NOTES.

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE
- MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0 000) PER SIDE
- (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 TERMINUL NUMBERS ARE SHOWN OT REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

|                | MILLIMETERS INCHES |       |       |       |  |  |  |
|----------------|--------------------|-------|-------|-------|--|--|--|
|                |                    |       |       |       |  |  |  |
| DIM            | MIN                | MAX   | MIN   | MAX   |  |  |  |
| A<br>A1        |                    | 2.05  |       | 0.081 |  |  |  |
| A <sub>1</sub> | 0.05               | 0.20  | 0.002 | 0.008 |  |  |  |
| b              | 0.35               | 0.50  | 0.014 | 0.020 |  |  |  |
| C              | 0.10               | 0.20  | 0.007 | 0.011 |  |  |  |
| D              | 9.90               | 10.50 | 0.390 | 0.413 |  |  |  |
| Ε              | 5.10               | 5.45  | 0.201 | 0.215 |  |  |  |
| е              | 1.27               | BSC   | 0.050 | BSC   |  |  |  |
| HE             | 7.40               | 8.20  | 0.291 | 0.323 |  |  |  |
| L              | 0.50               | 0.85  | 0.020 | 0.033 |  |  |  |
| LE             | 1.10               | 1.50  | 0.043 | 0.059 |  |  |  |
| Μ              | 0 °                | 10 °  | 0 °   | 10 °  |  |  |  |
| Q <sub>1</sub> | 0.70               | 0.90  | 0.028 | 0.035 |  |  |  |
| Z              |                    | 0.78  |       | 0.031 |  |  |  |

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary vary time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative