

# Isolated Precision Half-Bridge Driver, 0.1 A Amp Output

ADuM1230

#### **FEATURES**

Isolated high-side and low-side outputs
High side or low side relative to input: ±700 V<sub>PEAK</sub>
High-side/low-side differential: 700 V<sub>PEAK</sub>

0.1 A peak output current

High frequency operation: 5 MHz max

High common-mode transient immunity: >50 kV/µs

High temperature operation: 105°C

Wide body, 16-lead SOIC

UL1577 2500 V rms input-to-output withstand voltage

### **APPLICATIONS**

Isolated IGBT/MOSFET gate drives Plasma displays Industrial inverters Switching power supplies

#### GENERAL DESCRIPTION


The ADuM1230¹ is an isolated half-bridge gate driver that employs Analog Devices, Inc., *i*Coupler\* technology to provide independent and isolated high-side and low-side outputs. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to optocoupler-based solutions

By avoiding the use of LEDs and photodiodes, this *i*Coupler gate drive device is able to provide precision timing characteristics not possible with optocouplers. Furthermore, the reliability and performance stability problems associated with optocoupler LEDs are avoided.

In comparison to gate drivers employing high voltage level translation methodologies, the ADuM1230 offers the benefit of true, galvanic isolation between the input and each output. Each output may be operated up to  $\pm 700~V_{PEAK}$  relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high side and low side can be as high as  $700~V_{PEAK}$ .

As a result, the ADuM1230 provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

#### **FUNCTIONAL BLOCK DIAGRAM**



Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

Fax: 781.461.3113 ©2005–2007 Analog Devices, Inc. All rights reserved.

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; 7,075,329; and other pending patents.

# **TABLE OF CONTENTS**

Features	. I
Applications	. 1
General Description	. 1
Functional Block Diagram	. 1
Revision History	. 2
Specifications	. 3
Electrical Characteristics	. 3
Package Characteristics	. 4
Regulatory Information	. 4
Insulation and Safety-Related Specifications	. 4
Recommended Operating Conditions	. 4
REVISION HISTORY	
12/07—Rev. A to Rev. B	
Changes to Note 1	
Change to Minimum Pulse Width	. 3
12/05—Rev. Sp0 to Rev. A	
Changes to Figure 1 and Note 1	. 1
Added Typical Application Usage Section	. 9
Inserted Figure 14	0

Absolute Maximum Ratings	5
ESD Caution	
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Applications Information	8
Common-Mode Transient Immunity	8
Typical Application Usage	9
Outline Dimensions	10
Ordering Guide	10

5/05—Revision Sp0: Initial Version

# **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

All voltages are relative to their respective ground.  $4.5~V \le V_{DD1} \le 5.5~V$ ,  $12~V \le V_{DDA} \le 18~V$ , and  $12~V \le V_{DDB} \le 18~V$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = 5~V$ ,  $V_{DDA} = 15~V$ , and  $V_{DDB} = 15~V$ .

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current (V <sub>DD1</sub> Pins)						
Quiescent	I <sub>DDI (Q)</sub>		2.9	4.0	mA	
10 Mbps	I <sub>DDI (10)</sub>		5.2	8.0	mA	
Output Supply Current (VDDA and VDDB Pins)						
Quiescent	I <sub>DDA (Q)</sub> , I <sub>DDB (Q)</sub>		0.3	1.2	mA	
10 Mbps	I <sub>DDA (10)</sub> , I <sub>DDB (10)</sub>		16	22	mA	C <sub>L</sub> = 200 pF
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>DISABLE</sub>	-10	+0.01	+10	μΑ	$0 \le V_{IA}, V_{IB}, V_{DISABLE} \le V_{DD1}$
Logic High Input Threshold	V <sub>IH</sub>	2.0			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.8	V	
Logic High Output Voltages	Vоан <b>,</b> Vовн	$V_{DDA} - 0.1, V_{DDB} - 0.1$	$V_{\text{DDA}}$ , $V_{\text{DDB}}$		V	$I_{OA}$ , $I_{OB} = -1 \text{ mA}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub>			0.1	V	$I_{OA}$ , $I_{OB} = +1 \text{ mA}$
Output Short-Circuit Pulsed Current <sup>1</sup>	I <sub>OA (SC)</sub> , I <sub>OB (SC)</sub>	100			mA	
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			80	ns	$C_L = 200 \text{ pF}$
Maximum Switching Frequency <sup>3</sup>		10			Mbps	C <sub>L</sub> = 200 pF
Propagation Delay⁴	t <sub>PHL</sub> , t <sub>PLH</sub>	97	124	160	ns	C <sub>L</sub> = 200 pF
Change vs. Temperature			100		ps/°C	
Pulse Width Distortion,  tplh - tphl	PWD			8	ns	C <sub>L</sub> = 200 pF
Channel-to-Channel Matching, Rising or Falling Edges⁵				5	ns	C <sub>L</sub> = 200 pF
Channel-to-Channel Matching, Rising vs. Falling Edges <sup>6</sup>				13	ns	C <sub>L</sub> = 200 pF
Part-to-Part Matching, Rising or Falling Edges <sup>7</sup>				55	ns	$C_L = 200 \text{ pF, input } t_R = 3 \text{ ns}$
Part-to-Part Matching, Rising vs. Falling Edges <sup>8</sup>				63	ns	$C_L = 200 \text{ pF, input } t_R = 3 \text{ ns}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>			20	ns	C <sub>L</sub> = 200 pF

<sup>&</sup>lt;sup>1</sup> Short-circuit duration less than one second. Average power must conform to the limit shown in the Absolute Maximum Ratings section.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameters are quaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>5</sup> Channel-to-channel matching, rising vs. falling edges is the magnitude of the propagation delay difference between two channels of the same part when the inputs are either both rising edges or falling edges. The supply voltages and the loads on each channel are equal.

<sup>&</sup>lt;sup>6</sup> Channel-to-channel matching, rising or falling edges is the magnitude of the propagation delay difference between two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.

<sup>&</sup>lt;sup>7</sup> Part-to-part matching, rising or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.

<sup>&</sup>lt;sup>8</sup> Part-to-part matching, rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

### **PACKAGE CHARACTERISTICS**

### Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>		2.0		рF	f = 1 MHz
Input Capacitance	Cı		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JCa}$		76		°C/W	

<sup>&</sup>lt;sup>1</sup> The device is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

## **REGULATORY INFORMATION**

The ADuM1230 is approved by the organizations listed in Table 3.

#### Table 3.

UL1

Recognized under UL1577 component recognition program

## **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

### RECOMMENDED OPERATING CONDITIONS

## Table 5.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Input Supply Voltage <sup>1</sup>	V <sub>DD1</sub>	4.5	5.5	V
Output Supply Voltages <sup>1</sup>	$V_{DDA}, V_{DDB}$	12	18	V
Input Signal Rise and Fall Times			100	ns
Common-Mode Transient Immunity, Input-to-Output <sup>2</sup>		-50	+50	kV/μs
Common-Mode Transient Immunity, Between Outputs <sup>2</sup>		-50	+50	kV/μs
Transient Immunity, Supply Voltages <sup>2</sup>		-50	+50	kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>&</sup>lt;sup>1</sup> In accordance with UL1577, each ADuM1230 is proof tested by applying an insulation test voltage ≥ 3000 V rms for one second (current leakage detection limit = 5 µA).

 $<sup>^{2}</sup>$  See the Common-Mode Transient Immunity section for transient diagrams and additional information.

# **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 6.

Parameter	Rating				
Storage Temperature (T <sub>ST</sub> )	−55°C to +150 °C				
Ambient Operating Temperature (T <sub>A</sub> )	-40°C to +105°C				
Input Supply Voltage <sup>1</sup> (V <sub>DD1</sub> )	−0.5 V to +7.0 V				
Output Supply Voltage <sup>1</sup> (V <sub>DDA</sub> , V <sub>DDB</sub> )	−0.5 V to +27 V				
Input Voltage <sup>1</sup> (V <sub>IA</sub> , V <sub>IB</sub> )	$-0.5 \text{ V to V}_{DDI} + 0.5 \text{ V}$				
Output Voltage <sup>1</sup>					
Voa	$-0.5 \text{ V}$ to $\text{V}_{\text{DDA}} + 0.5 \text{ V}$				
$V_{OB}$	$-0.5 \text{ V to V}_{DDB} + 0.5 \text{ V}$				
Input-to-Output Voltage <sup>2</sup>	-700 V <sub>PEAK</sub> to +700 V <sub>PEAK</sub>				
Output Differential Voltage <sup>3</sup>	+700 V <sub>PEAK</sub>				
Output DC Current (IoA, IoB)	−20 mA to +20 mA				
Common-Mode Transients⁴	–100 kV/μs to +100 kV/μs				

<sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^2</sup>$  Input-to-output voltage is defined as  $\mathsf{GND_A}-\mathsf{GND_1}$  or  $\mathsf{GND_B}-\mathsf{GND_1}$  .

<sup>&</sup>lt;sup>3</sup> Output differential voltage is defined as GND<sub>A</sub> – GND<sub>B</sub>.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across any insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings can cause latch-up or permanent damage.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Function
1	VIA	Logic Input A.
2	V <sub>IB</sub>	Logic Input B.
3, 8 <sup>1</sup>	$V_{DD1}$	Input Supply Voltage, 4.5 V to 5.5 V.
4	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
5	DISABLE	Input Disable. Disables the isolator inputs and refresh circuits. Outputs take on default low state.
6, 7, 12, 13 <sup>2</sup>	NC	No Connect.
9	$GND_B$	Ground Reference for Output B.
10	V <sub>OB</sub>	Output B.
11	$V_{DDB}$	Output B Supply Voltage, 12 V to 18 V.
14	GND <sub>A</sub>	Ground Reference for Output A.
15	V <sub>OA</sub>	Output A.
16	$V_{DDA}$	Output A Supply Voltage, 12 V to 18 V.

 $<sup>^{\</sup>rm 1}$  Pin 3 and Pin 8 are internally connected. Connecting both to  $V_{\rm DD1}$  is recommended.

## Table 8. ADuM1230 Truth Table (Positive Logic)

VIA/VIB Input	V <sub>DD1</sub> State	DISABLE	V <sub>OA</sub> /V <sub>OB</sub> Output	Notes
Н	Powered	L	Н	
L	Powered	L	L	
Χ	Unpowered	Х	L	Output returns to input state within 1 µs of VDDI power restoration.
Χ	Powered	Н	L	

<sup>&</sup>lt;sup>2</sup> Pin 12 and Pin 13 are floating and should be left unconnected.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Typical Input Supply Current Variation with Data Rate




Figure 4. Typical Output Supply Current Variation with Data Rate




Figure 5. Typical Propagation Delay Variation with Temperature




Figure 6. Typical Propagation Delay Variation with Output Supply Voltage (Input Supply Voltage = 5.0 V)




Figure 7. Typical Propagation Delay Variation with Input Supply Voltage (Output Supply Voltage =  $15.0 \, \text{V}$ )

## APPLICATIONS INFORMATION

### **COMMON-MODE TRANSIENT IMMUNITY**

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a commonmode transient is given by

$$V_{CM, linear} = (\Delta V / \Delta t) t$$

where  $\Delta V/\Delta t$  is the slope of the transient shown in Figure 11 and Figure 12.

The transient of the linear component is given by

$$dV_{CM}/dt = \Delta V/\Delta t$$

The ability of the ADuM1230 to operate correctly in the presence of linear transients is characterized by the data in Figure 8. The data is based on design simulation and is the maximum linear transient magnitude that the ADuM1230 can tolerate without an operational error. This data shows a higher level of robustness than what is shown in Table 5 because the transient immunity values obtained in Table 5 use measured data and apply allowances for measurement error and margin.




Figure 8. Transient Immunity (Linear Transients) vs. Temperature

The sinusoidal component (at a given frequency) is given by

$$V_{CM, sinusoidal} = V_0 \sin(2\pi ft)$$

#### where:

 $V_0$  is the magnitude of the sinusoidal. f is the frequency of the sinusoidal.

The transient magnitude of the sinusoidal component is given by

$$dV_{CM}/dt = 2\pi f V_0$$

The ability of the ADuM1230 to operate correctly in the presence of sinusoidal transients is characterized by the data in Figure 9 and Figure 10. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2\pi f\ V_0$ ) that the ADuM1230 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 5 because measurements to obtain such values have not been possible.




Figure 9. Transient Immunity (Sinusoidal Transients), 27°C Ambient Temperature




Figure 10. Transient Immunity (Sinusoidal Transients), 100°C Ambient Temperature




Figure 11. Common-Mode Transient Immunity Waveforms—Input to Output




Figure 12. Common-Mode Transient Immunity Waveforms—Between Outputs






Figure 13. Transient Immunity Waveforms—Output Supplies

## **TYPICAL APPLICATION USAGE**

The ADuM1230 is intended for driving low gate capacitance transistors (200 pF typically). Most high voltage applications involve larger transistors than this. To accommodate these situations, users can choose either a gate driver with a stronger output stage or the buffer configuration with the ADuM1230, as shown in Figure 14. In many cases, the buffer configuration is the less expensive of the two options and provides the greatest amount of design flexibility. The precise buffer/high voltage transistor combination can be selected to fit the application needs.



# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 15. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model	No. of Channels	Output Peak Current (A)	Output Voltage (V)	Temperature Range	Package Description	Package Option
ADuM1230BRWZ <sup>1</sup>	2	0.1	15	−40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1230BRWZ-RL <sup>1</sup>	2	0.1	15	-40°C to +105°C	16-Lead SOIC_W, 13-Inch Tape and Reel Option (1,000 Units)	RW-16

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES** 

AD	П	M	1	2:	30
	и			_ `	,,

**NOTES** 

