

#### Features

- High-speed, low-power, first-in first-out (FIFO) memories
- 32K x 18 (CY7C4275)
- 64K x 18 (CY7C4285)
- 0.5 micron CMOS for optimum speed/power
- High-speed 100-MHz operation (10-ns read/write cycle times)
- Low power
  - $-I_{\rm CC}$ =50 mA
  - $-I_{SB} = 2 mA$
- Fully asynchronous and simultaneous read and write operation
- Empty, Full, Half Full, and programmable Almost Empty and Almost Full status flags
- TTL compatible
- Retransmit function
- Output Enable (OE) pin
- · Independent read and write enable pins
- · Center power and ground pins for reduced noise
- Supports free-running 50% duty cycle clock inputs
- Width Expansion Capability
- Depth Expansion Capability
- 68-pin PLCC and 64-pin 10x10 TQFP
- Pin-compatible density upgrade to CY7C42X5 families
- Pin-compatible density upgrade to IDT72205/15/25/35/45

## 32K/64Kx18 Deep Sync FIFOs

## **Functional Description**


The CY7C4275/85 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide and are pin/functionally compatible to the CY7C42X5 Synchronous FIFO family. The CY7C4275/85 can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 18-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and a write enable pin (WEN).

When  $\overline{\text{WEN}}$  is asserted, data is written into the FIFO on the rising edge of the WCLK signal. While  $\overline{\text{WEN}}$  is held active, data is continually written into the FIFO on each cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and a read enable pin ( $\overline{\text{REN}}$ ). In addition, the CY7C4275/85 have an output enable pin ( $\overline{\text{OE}}$ ). The read and write clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable.

Retransmit and Synchronous Almost Full/Almost Empty flag features are available on these devices.

Depth expansion is <u>possible using</u> the cascade input (WXI, <u>RXI)</u>, cascade output (WXO, RXO), and <u>First Load</u> (<u>FL</u>) pins. The WXO and RXO pins are connected to the WXI and RXI pins of the next device, and the WXO and RXO pins of the last device should be connected to the WXI and RXI pins <u>of</u> the first device. The FL pin of the first device is tied to V<sub>SS</sub> and the FL pin of all the remaining devices should be tied to V<sub>CC</sub>.




**Cypress Semiconductor Corporation** Document #: 38-06008 Rev. \*A 3901 North First Street 

 San Jose

CA 95134
 408-943-2600
 Revised December 26, 2002



### **Pin Configurations**



#### Functional Description (continued)

The CY7C4275/85 provides five status pins. These pins are decoded to determine one of five states: Empty, Almost Empty, Half Full, Almost Full, and Full (see *Table 2*). The Half Full flag shares the WXO pin. This flag is valid in the stand-alone and width-expansion configurations. In the depth expansion, this pin provides the expansion out (WXO) information that is used to signal the next FIFO when it will be activated.

The Empty and Full flags are synchronous, i.e., they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty states, the flag is updated exclusively by the RCLK. The flag denoting Full states is updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags will remain valid from one clock cycle to the next. The Alm<u>ost Empty</u>/Almost Full flags become synchronous if the V<sub>CC</sub>/SMODE is tied to V<sub>SS</sub>. All configurations are fabricated using an advanced 0.5 $\mu$  CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.

#### **Selection Guide**

		7C4275/85-10	7C4275/85-15	7C4275/85-25
Maximum Frequency (MHz)		100	66.7	40
Maximum Access Time (ns)		8	10	15
Minimum Cycle Time (ns)		10	15	25
Minimum Data or Enable Set-Up (ns)		3	4	6
Minimum Data or Enable He	old (ns)	0.5	1	1
Maximum Flag Delay (ns)	Maximum Flag Delay (ns)		10	15
Active Power Supply Current (I <sub>CC1</sub> ) (mA)	Commercial	50	50	50
	Industrial	55		

	CY7C4275	CY7C4285
Density	32K x 18	64K x 18
Packages	64-pin 10x10 TQFP, 68-pin PLCC	64-pin 10x10 TQFP, 68-pin PLCC

Document #: 38-06008 Rev. \*A

Page 2 of 21



## **Pin Definitions**

Signal Name	Description	I/O	Function
D <sub>0-17</sub>	Data Inputs	I	Data inputs for an 18-bit bus
Q <sub>0-17</sub>	Data Outputs	0	Data outputs for an 18-bit bus
WEN	Write Enable	I	Enables the WCLK input
REN	Read Enable	I	Enables the RCLK input
WCLK	Write Clock	Ι	The rising edge clocks data into the FIFO when $\overline{\text{WEN}}$ is LOW and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when $\overline{\text{REN}}$ is LOW and the FIFO is not Empty. When $\overline{\text{LD}}$ is asserted, RCLK reads data out of the programmable flag-off-set register.
WXO/HF	Write Expansion Out/Half Full Flag	0	Dual-Mode Pin: Single device or width expansion – Half Full status flag. Cascaded – Write Expansion Out signal, connected to WXI of next device.
EF	Empty Flag	0	When $\overline{EF}$ is LOW, the FIFO is empty. $\overline{EF}$ is synchronized to RCLK.
FF	Full Flag	0	When $\overline{FF}$ is LOW, the FIFO is full. $\overline{FF}$ is synchronized to WCLK.
PAE	Programmable Almost Empty	0	When $\overrightarrow{PAE}$ is LOW, the FIFO is almost empty based on the almost-empty offset value programmed into the FIFO. PAE is asynchronous when V <sub>CC</sub> /SMODE is tied to V <sub>CC</sub> ; it is synchronized to RCLK when V <sub>CC</sub> /SMODE is tied to V <sub>SS</sub> .
PAF	Programmable Almost Full	0	When $\overrightarrow{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is asynchronous when V <sub>CC</sub> /SMODE is tied to V <sub>CC</sub> ; it is synchronized to WCLK when V <sub>CC</sub> /SMODE is tied to V <sub>SS</sub> .
LD	Load	I	When $\overline{\text{LD}}$ is LOW, $D_{0-17}$ ( $Q_{0-17}$ ) are written (read) into (from) the programmable-flag-offset register.
FL/RT	First Load/ Retransmit	Ι	Dual-Mode Pin: Cascaded – The fi <u>rst</u> device in the daisy chain will have $\overline{FL}$ tied to $V_{SS}$ ; all other devices will have $\overline{FL}$ tied to $V_{CC}$ . In standard mode or width expansion, $\overline{FL}$ is tied to $V_{SS}$ on all devices. Not Cascaded – Tied to $V_{SS}$ . Retransmit function is also available in stand-alone mode by strobing RT.
WXI	Write Expansion Input	I	Cascaded – Connected to $\overline{WXO}$ of previous device. Not Cascaded – Tied to $V_{SS}.$
RXI	Read Expansion Input	I	Cascaded – Connected to $\overline{\text{RXO}}$ of previous device. Not Cascaded – Tied to V <sub>SS</sub> .
RXO	Read Expansion Output	0	Cascaded – Connected to RXI of next device.
RS	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
OE	Output Enable	Ι	When $\overline{OE}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{OE}$ is HIGH, the FIFO's outputs are in High Z (high-impedance) state.
V <sub>CC</sub> /SMODE	Synchronous Almost Empty/ Almost Full Flags	Ι	Dual-Mode Pin Asynchronous Almost Empty/Almost Full flags – tied to V <sub>CC</sub> . Synchronous Almost Empty/Almost Full flags – tied to V <sub>SS</sub> . (Almost Empty synchronized to RCLK, Almost Full synchronized to WCLK.)



## Maximum Ratings<sup>[1]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	0.5V to +7.0V
DC Input Voltage	–0.5V to V <sub>CC</sub> +0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL–STD–883, Method 3015)	>2001V
Latah Lin Currant	· 200 m A

Latch-Up Current......>200 mA

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial <sup>[2]</sup>	–40°C to +85°C	5V ± 10%

#### Electrical Characteristics Over the Operating Range<sup>[3]</sup>

				7C42X5-10		7C42X5-5		7C42X5-25		
Parameter	Description	Test Condi	Test Conditions		Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -2.0 \text{ mA}$		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub> <sup>[4]</sup>	Input HIGH Voltage			2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub> <sup>[5]</sup>	Input LOW Voltage			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	+10	-10	+10	-10	+10	μA
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\overline{OE} \ge V_{IH},$ $V_{SS} < V_O < V_C$	с	-10	+10	-10	+10	-10	+10	μA
I <sub>CC1</sub> <sup>[6]</sup>	Active Power Supply		Com'l		50		50		50	mA
Curre	Current		Ind		55					mA
I <sub>SB</sub> <sup>[7]</sup>	Average Standby		Com'l		2		2		2	mA
	Current		Ind		2					mA

## Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

#### Notes:

1.

2.


The Voltage on any input or I/O pin cannot exceed the power pin during power-up. T<sub>A</sub> is the "instant on" case temperature. See the last page of this specification for Group A subgroup testing information. The V<sub>IH</sub> and V<sub>IL</sub> specifications apply for all inputs except WXI, RXI. The WXI, RXI pin is not a TTL input. It is connected to either RXO, WXO of the previous device or V<sub>SS</sub>. The V<sub>IH</sub> and V<sub>IL</sub> specifications apply for all inputs except WXI, RXI. The WXI, RXI pin is not a TTL input. It is connected to either RXO, WXO of the previous device or V<sub>SS</sub>. Input signals switch from OV to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at 20 MHz, while data inputs switch at 10 MHz. Outputs are unloaded. lcc1 (typical) = (25 mA+(freq -20MHz)\*(1.0 mA/MHz)). All inputs = V<sub>CC</sub> - 0.2V, except RCLK and WCLK (which are at frequency = 0 MHz), and FL/RT which is at V<sub>SS</sub>. All outputs are unloaded. Tested initially and after any design changes that may affect these parameters. 3. 4.

5. 6.

7. 8.



## AC Test Loads and Waveforms<sup>[9, 10]</sup>



#### Switching Characteristics Over the Operating Range

		7C42	X5-10	7C42	X5-15	7C42	X5-25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	2X5-25 Max. 40 15 	Unit
t <sub>S</sub>	Clock Cycle Frequency		100		66.7		40	MHz
t <sub>A</sub>	Data Access Time	2	8	2	10	2	15	ns
t <sub>CLK</sub>	Clock Cycle Time	10		15		25		ns
t <sub>CLKH</sub>	Clock HIGH Time	4.5		6		10		ns
t <sub>CLKL</sub>	Clock LOW Time	4.5		6		10		ns
t <sub>DS</sub>	Data Set-Up Time	3		4		6		ns
t <sub>DH</sub>	Data Hold Time	0.5		1		1		ns
t <sub>ENS</sub>	Enable Set-Up Time	3		4		6		ns
t <sub>ENH</sub>	Enable Hold Time	0.5		1		1		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[11]</sup>	10		15		25		ns
t <sub>RSR</sub>	Reset Recovery Time	8		10		15		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		10		15		25	ns
t <sub>PRT</sub>	Retransmit Pulse Width	60		60		60		ns
t <sub>RTR</sub>	Retransmit Recovery Time	90		90		90		ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[12]</sup>	0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	7	3	8	3	12	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[12]</sup>	3	7	3	8	3	12	ns
t <sub>WFF</sub>	Write Clock to Full Flag		8		10		15	ns
t <sub>REF</sub>	Read Clock to Empty Flag		8		10		15	ns
t <sub>PAFasynch</sub>	Clock to Programmable Almost-Full Flag <sup>[13]</sup> (Asynchronous mode, $V_{CC}$ /SMODE tied to $V_{CC}$ )		15		16		20	ns
t <sub>PAFsynch</sub>	Clock to Programmable Almost-Full Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		8		10		15	ns
t <sub>PAEasynch</sub>	Clock to Programmable Almost-Empty Flag <sup>[13]</sup> (Asynchronous mode, $V_{CC}$ /SMODE tied to $V_{CC}$ )		15		16		20	ns

Notes:

C<sub>L</sub> = 30 pF for all AC parameters except for t<sub>OHZ</sub>.
 C<sub>L</sub> = 5 pF for t<sub>OHZ</sub>.
 Pulse widths less than minimum values are not allowed.
 Values guaranteed by design, not currently tested.
 t<sub>PAFasynch</sub>, t<sub>PAEasynch</sub>, after program register write will not be valid until 5 ns + t<sub>PAF(E)</sub>.




## Switching Characteristics Over the Operating Range (continued)

		7C42X5-10 7C42X5-15 7C42X5-2		X5-25				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>PAEsynch</sub>	Clock to Programmable Almost-Full Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		8		10		15	ns
t <sub>HF</sub>	Clock to Half-Full Flag		12		16		20	ns
t <sub>XO</sub>	Clock to Expansion Out		6		10		15	ns
t <sub>XI</sub>	Expansion in Pulse Width	4.5		6.5		10		ns
t <sub>XIS</sub>	Expansion in Set-Up Time	4		5		10		ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Full Flag	5		6		10		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Empty Flag	5		6		10		ns
t <sub>SKEW3</sub>	Skew Time between Read Clock and Write Clock for Programmable Almost Empty and Programmable Al- most Full Flags (Synchronous Mode only)	10		15		18		ns



## Switching Waveforms

#### Write Cycle Timing




Notes:


t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLKedge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state <u>uptil</u> the next WCLK rising edge.
 t<sub>SKEW2</sub> is the minimum time between a rising WCLK edge and a rising RCLKedge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK is less than t<sub>SKEW2</sub>, then EF may not change state <u>uptil</u> the next WCLK rising edge.



Reset Timing <sup>[16]</sup>




First Data Word Latency after Reset with Simultaneous Read and Write




Notes:

Page 8 of 21






Full FlagTiming




Document #: 38-06008 Rev. \*A












#### Note:

20.  $\overline{PAE}$  is offset = n. Number of data words into FIFO already = n.




#### Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW))



4275-14

#### **Programmable Almost Full Flag Timing**




#### Notes:

PAE offset - n.
 t<sub>SKEW3</sub> is the minimum time between <u>a rising</u> WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW3</sub>, then PAE may not change state until the next RCLK.
 If a read is preformed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.
 PAF offset = m. Number of data words written into FIFO already = 32768 - (m + 1) for the CY7C4285 and 65536 - (m + 1) for the CY7C4285.

- 25. PAF is offset = m.
- 32768 m words in CY7C4275 and 65536 m words in CY7C4285. 32768 (m + 1) words in CY7C4275 and 65536 (m + 1) CY7C4285. 26. 27.



#### Programmable Almost Full Flag Timing (applies only in SMODE (SMODE is LOW))




Notes:


If a write is performed on this rising edge of the write clock, there will be Full – (m–1) words of the FIFO when PAF goes LOW. PAF offset = m. t<sub>SKEW3</sub> is the minimum time between a rising R<u>CLK</u> and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW3</sub>, then PAF may not change state until the next WCLK rising edge. 28. 29. 30.




#### **Read Programmable Registers**




#### Write Expansion Out Timing



#### **Read Expansion Out Timing**



#### Write Expansion In Timing




#### Notes:

Write to last physical location.
 Read from last physical location.

Page 13 of 21





Notes:

33. Clocks are free running in this case.
34. The flags may chang<u>e state during</u> Retransmit as a result of the offset of the read and write pointers, but flags will be valid at t<sub>RTR</sub>.
35. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t<sub>RTR</sub> to update these flags.



## Architecture

The CY7C4275/85 consists of an array of 32K/64K words of 18 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN, WEN, RS), and flags (EF, PAE, HF, PAF, FF). The CY7C4275/85 also includes the control signals WXI, RXI, WXO, RXO for depth expansion.

## **Resetting the FIFO**

Upon power-up, the FIFO must be reset with a Reset  $(\overline{RS})$  cycle. This causes the FIFO to enter the Empty condition signified by EF being LOW. All data outputs go LOW after the falling edge of RS only if OE is asserted. In order for the FIFO to reset to its default state, the user must not read or write while  $\overline{RS}$  is LOW.

## **FIFO Operation**

When the WEN signal is active (LOW), data present on the  $D_{0-17}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN signal is active LOW, data in the FIFO memory will be presented on the  $Q_{0-17}$  outputs. New data will be presented on each rising edge of RCLK while REN is active LOW and  $\overline{OE}$  is LOW. REN must set up t<sub>ENS</sub> before RCLK for it to be a valid read function. WEN must occur tENS before WCLK for it to be a valid write function.

An output enable ( $\overline{OE}$ ) pin is provided to three-state the  $Q_{0-17}$  outputs when  $\overline{OE}$  is deasserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the  $Q_{0-17}$  outputs after  $t_{\overline{OE}}$ . If devices are cascaded, the  $\overline{OE}$  function will only output data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and under flow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-17}$  outputs even after additional reads occur.


#### Programming

The CY7C4275/85 devices contain two 16-bit offset registers. Data present on  $D_{0-15}$  during a program write will determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags become active. If the user elects not to program the FIFO's flags, the default offset values are used (see *Table 2*). When the Load LD pin is set LOW and WEN is set LOW, data on the inputs  $D_{0-15}$  is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK) again writes to the Empty offset register (see *Table 1*). Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then, by bringing the LD pin HIGH, the FIFO is returned to normal read/write oper-

ation. When the  $\overline{LD}$  pin is set LOW, and  $\overline{WEN}$  is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and  $\overline{\text{REN}}$  is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

Table 1.	Write	Offset	Register
----------	-------	--------	----------



#### **Flag Operation**

The CY7C4275/85 devices provide five flag pins to indicate the condition of the FIFO contents. Empty and Full are synchronous. PAE and PAF are synchronous if V<sub>CC</sub>/SMODE is tied to V<sub>SS</sub>.

#### Full Flag

The Full Flag (FF) will go LOW when device is Full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

#### **Empty Flag**

The Empty Flag  $(\overline{EF})$  will go LOW when the device is empty. Read operations are inhibited whenever  $\overline{EF}$  is LOW, regardless of the state of REN.  $\overline{EF}$  is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.

#### Programmable Almost Empty/Almost Full Flag

The CY7C4275/85 features programmable Almost Empty and Almost Full Flags. Each flag can be programmed (described in the Programming section) a specific distance from the corresponding boundary flags (Empty or Full). When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAF or PAE will be asserted, signifying that the FIFO is either Almost Full or Almost Empty. See *Table 2* for a description of programmable flags.

When the SMODE pin is tied LOW, the PAF flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock.

#### Note:

36. The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.



## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit (RT) input is active in the stand-alone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred and at least one word has been read since the last RS cycle. A HIGH pulse on RT resets the internal read pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and tRTR after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incriminated until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.

The full depth of the FIFO can be repeatedly retransmitted.

#### Table 2. Flag Truth Table

Number o	f Words in FIFO					
7C4275 – 32K x 18	7C4285 – 64K x 18	FF	PAF	HF	PAE	EF
0	0	Н	Н	Н	L	L
1 to n <sup>[37]</sup>	1 to n <sup>[37]</sup>	Н	Н	Н	L	Н
(n+1) to 16384	(n+1) to 32768	Н	Н	Н	Н	Н
16385 to (32768–(m+1))	32769 to (65536 –(m+1))	Н	Н	L	Н	Н
(32768–m) <sup>[38]</sup> to 32767	(65536-m) <sup>[38]</sup> to 65535	Н	L	L	Н	Н
32768	65536	L	L	L	Н	Н

Notes:

a7. n = Empty Offset (Default Values: CY7C4275/CY7C4285 n = 127).
 m = Full Offset (Default Values: CY7C4275/CY7C4285 n = 127).



## Width Expansion Configuration

The CY7C4275/85 can be expanded in width to provide word widths greater than 18 in increments of 18. During width expansion mode all control line inputs are common and all flags are available. Empty (Full) flags should be created by ANDing

the Empty (Full) flags of every FIFO; the PAE and PAF flags can be detected from any one device. This technique will avoid reading data from, or writing data to the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. *Figure 1* demonstrates a 36-word width by using two CY7C4275/85s.




Figure 1. Block Diagram of 32K x18/64K x 18 Deep Sync FIFO Memory Used in a Width Expansion Configuration



# Depth Expansion Configuration (with Programmable Flags)

The CY7C4275/85 can easily be adapted to applications requiring more than 32,768/65,536 words of buffering. *Figure 2* shows Depth Expansion using three CY7C42X5s. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have  $\overline{FL}$  in the HIGH state.

- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device.
- 4. The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device.
- 5. All Load (LD) pins are tied together.
- 6. The Half-Full Flag (HF) is not available in the Depth Expansion Configuration.
- 7. EF, FF, PAE, and PAF are created with composite flags by ORing together these respective flags for monitoring. The composite PAE and PAF flags are not precise.




Figure 2. Block Diagram of 32Kx18/64Kx18 Synchronous FIFO Memory with Programmable Flags used in Depth Expansion Configuration

Document #: 38-06008 Rev. \*A



## **Ordering Information**

## 32Kx18 Deep Sync FIFO


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4275-10ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial
	CY7C4275-10ASI	A64	64-Lead 10x10 Thin Quad Flatpack	Industrial
15	CY7C4275-15ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial
25	CY7C4275-25ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial

#### 64Kx18 Deep Sync FIFO

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C4285-10ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial
	CY7C4285-10ASI	A64	64-Lead 10x10 Thin Quad Flatpack	Industrial
15	CY7C4285-15ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial
25	CY7C4285-25ASC	A64	64-Lead 10x10 Thin Quad Flatpack	Commercial



## Package Diagrams



Page 20 of 21

© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor



Document Title: CY7C4275, CY7C4285 32K/64K X 18 Deep Sync FIFOs Document Number: 38-06008							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	106469	07/12/01	SZV	Change from Spec Number: 38-00588 to 38-06008			
*A	122260	12/26/02	RBI	Power up requirements added to Maximum Ratings Information			