## Features

- Single-voltage Operation
- 5V Read
- 5V Programming
- Fast Read Access Time - 70 ns
- Internal Erase/Program Control
- Sector Architecture
- One 8K Word (16K Bytes) Boot Block with Programming Lockout
- Two 4K Word (8K Bytes) Parameter Blocks
- One 496K Word (992K Bytes) Main Memory Array Block
- Fast Sector Erase Time - 10 seconds
- Byte-by-byte or Word-by-word Programming - 10 us Typical
- Hardware Data Protection
- Data Polling for End of Program Detection
- Low Power Dissipation
- 50 mA Active Current
- 100 AA CMOS Standby Current
- Typical 10,000 Write Cycles


## Description

The AT49F008A(T) and AT49F8192A(T) are 5-volt, 8-megabit Flash memories organized as $1,048,576$ words of 8 bits each or 512 K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 90 ns with power dissipation of just 275 mW . When deselected, the CMOS standby current is less than $100 \mu \mathrm{~A}$.
The device contains a user-enabled "boot block" protection feature. Two versions of the feature are available: the AT49F008A/8192A locates the boot block at lowest order addresses ("bottom boot"); the AT49F008AT/8192AT locates it at highest order addresses ("top boot").
To allow for simple in-system reprogrammability, the AT49F008A(T)/8192A(T) does not require high-input voltages for programming. Reading data out of the device is similar to reading from an EPROM; it has standard $\overline{C E}, \overline{\mathrm{OE}}$ and $\overline{\mathrm{WE}}$ inputs to avoid bus contention. Reprogramming the AT49F008A(T)/8192A(T) is performed by first erasing a block of data and then programming on a byte-by-byte or word-by-word basis.

Pin Configurations

| Pin Name | Function |
| :--- | :--- |
| A0 - A18 | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\text { WE }}$ | Write Enable |
| $\overline{\text { RESET }}$ | Reset |
| RDY/BUSY | Ready/Busy Output |
| I/O0 - I/O14 | Data Inputs/Outputs |
| I/O15 (A-1) | I/O15 (Data Input/Output, Word Mode) <br> A-1 (LSB Address Input, Byte Mode) |
| $\overline{\text { BYTE }}$ | Selects Byte or Word Mode |
| NC | No Connect |

AT49F8192A(T) TSOP Top View Type 1


AT49F8192A(T) SOIC (SOP) Top View


## AT49F008A(T) TSOP Top View Type 1



Note: "•" denotes a white dot marked on the package.
The device is erased by executing the Erase command sequence; the device internally controls the erase operation. The memory is divided into four blocks for erase operations. There are two 4 K word parameter block sections: the boot block, and the main memory array block. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8 K word boot block section includes a reprogramming lockout feature to provide data integrity. This feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The boot sector is designed to contain user secure code.
For the AT49F8192A(T), the BYTE pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE pin is set at a logic " 1 " or left open, the device is in word configuration, $\mathrm{I} / \mathrm{OO}-\mathrm{I} / \mathrm{O} 15$ are active and controlled by $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$.
If the BYTE pin is set at logic " 0 ", the device is in byte configuration, and only data I/O pins $\mathrm{I} / \mathrm{OO}-\mathrm{I} / \mathrm{O}$ are active and controlled by $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$. The data I/O pins I/O8-I/O14 are tristated and the I/O15 pin is used as an input for the LSB (A-1) address function.

## AT49F008A(T)

 Block Diagram

## AT49F8192A(T) Block Diagram

## Device Operation

READ: The AT49F008A(T)/8192A(T) is accessed like an EPROM. When CE and OE are low and $\overline{\mathrm{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state whenever $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high. This dual line control gives designers flexibility in preventing bus contention.
COMMAND SEQUENCES: When the device is first powered on, it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8-I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the $\overline{W E}$ or $\overline{\mathrm{CE}}$ input with $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ low (respectively) and $\overline{\mathrm{OE}}$ high. The address is latched on the falling edge of $\overline{C E}$ or $\overline{W E}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\mathrm{CE}}$ or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ input signal to the RESET pin, the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

ERASURE: Before a byte or word can be reprogrammed, it must be erased. The erased state of memory bits is a logic " 1 ". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase command.

CHIP ERASE: The entire device can be erased at one time by using the 6 -byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is $\mathrm{t}_{\mathrm{EC}}$.

If the boot block lockout has been enabled, the chip erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. After the chip erase, the device will return to the read or standby mode.
SECTOR ERASE: As an alternative to a full chip erase, the device is organized into four sectors that can be individually erased. There are two 4K word parameter block sections, one boot block, and the main memory array block. The Sector Erase command is a six-bus cycle operation. The sector address is latched on the falling $\overline{\mathrm{WE}}$ edge of the sixth cycle while the 30 H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of $\overline{\mathrm{WE}}$ of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. Whenever the main memory block is erased and reprogrammed, the two parameter blocks should be erased and reprogrammed before the main memory block is erased again. Whenever a parameter block is erased and reprogrammed, the other parameter block should be erased and reprogrammed before the first parameter block is erased again. Whenever the boot block is erased and reprogrammed, the main memory block and the parameter blocks should be erased and reprogrammed before the boot block is erased again.

BYTE/WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logic " 0 ") on a byte-by-byte or word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The device will automatically generate the required internal program pulses.
Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data " 0 " cannot be programmed back to a " 1 "; only erase operations can convert " 0 "s to " 1 "s. Programming is completed after the specified $t_{B P}$ cycle time. The Data Polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8 K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write-protected region is optional to the user. The address range of the boot block is 00000 H to 03FFFH for the AT49F008A; FC000H to FFFFFH for the AT49F008AT; 00000H to 01FFFH for the AT49F8192A; and 7E000H to 7FFFFH for the AT49F8192AT.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5 V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections), a read from the following address location will show if programming the boot block is locked out -00002 H for the AT49F008A and AT49F8192A; FC002H for the AT49F008AT; and 7E002H for the AT49F8192AT. If the data on I/OO is low, the boot block can be programmed; if the data on I/OO is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels, the boot block programming lockout feature is again active.
PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.
For details, see "Operating Modes" (for hardware operation) or "Software Product Identification Entry/Exit" on page 13. The manufacturer and device codes are the same for both modes.
DATA POLLING: The AT49F008A(T)/8192A(T) features Data Polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a " 0 " on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle.
TOGGLE BIT: In addition to Data Polling, the AT49F008A(T)/8192A(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.
READY/BUSY: For the AT49F008A(T), pin 12 is an open-drain Ready/Busy output pin, which provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and it is released at the completion of the cycle. The open-drain connection allows for OR-tying of several devices to the same RDY/BUSY line.
HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F008A(T)/8192A(T) in the following ways: (a) $\mathrm{V}_{\mathrm{CC}}$ sense: if $\mathrm{V}_{\mathrm{CC}}$ is below 3.8 V (typical), the program function is inhibited. (b) $\mathrm{V}_{\mathrm{CC}}$ power-on delay: once $\mathrm{V}_{\mathrm{CC}}$ has reached the $\mathrm{V}_{\mathrm{CC}}$ sense level, the device will automatically time-out 10 ms (typical) before programming. (c) Program inhibit: holding any one of $\overline{\mathrm{OE}}$ low, $\overline{\mathrm{CE}}$ high or $\overline{\mathrm{WE}}$ high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ inputs will not initiate a program cycle.

Command Definition in Hex ${ }^{(1)}$

| Command Sequence | Bus Cycles | 1st Bus Cycle |  | 2nd Bus Cycle |  | 3rd Bus Cycle |  | 4th Bus Cycle |  | 5th Bus Cycle |  | 6th Bus Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read | 1 | Addr | $\mathrm{D}_{\text {OUt }}$ |  |  |  |  |  |  |  |  |  |  |
| Chip Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 10 |
| Sector Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | $S^{(4)}$ | 30 |
| Byte/Word Program | 4 | 5555 | AA | 2AAA | 55 | 5555 | A0 | Addr | $\mathrm{D}_{\mathrm{IN}}$ |  |  |  |  |
| Boot Block Lockout ${ }^{(2)}$ | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 40 |
| Product ID Entry | 3 | 5555 | AA | 2AAA | 55 | 5555 | 90 |  |  |  |  |  |  |
| Product ID Exit ${ }^{(3)}$ | 3 | 5555 | AA | 2AAA | 55 | 5555 | F0 |  |  |  |  |  |  |
| Product ID Exit ${ }^{(3)}$ | 1 | xxxx | F0 |  |  |  |  |  |  |  |  |  |  |

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15-I/O8 (Don't Care); I/O7-I/O0 (Hex).
The ADDRESS FORMAT in each bus cycle is as follows: A15-A0 (Hex); A-1 and A15-A18 (Don't Care).
2. The boot sector has the address range 00000H to 03FFFH for the AT49F008A; FC000H to FFFFFH for the AT49F008AT; 00000H to 01FFFH for the AT49F8192A; and 7E000H to 7FFFFH for the AT49F8192AT.
3. Either one of the Product ID Exit commands can be used.
4. $\mathrm{SA}=$ sector addresses: $(\mathrm{A} 0-\mathrm{A} 18)$

For the AT49F008A/8192A
SA = 01XXX for BOOT BLOCK
SA $=02 X X X$ for PARAMETER BLOCK 1
SA = 03XXX for PARAMETER BLOCK 2
SA = 7FXXX for MAIN MEMORY ARRAY
For the AT49F008AT/8192AT
SA = 7FXXX for BOOT BLOCK
SA = 7DXXX for PARAMETER BLOCK 1
SA = 7CXXX for PARAMETER BLOCK 2
SA = 7BXXX for MAIN MEMORY ARRAY

## Absolute Maximum Ratings*

Temperature under Bias ............................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature .................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input Voltages
(including NC Pins)
with Respect to Ground ................................ 0.6 V to +6.25 V
All Output Voltages
with Respect to Ground ...........................-0.6V to V $\mathrm{CC}+0.6 \mathrm{~V}$
Voltage on RESET
with Respect to Ground .................................. 0.6 V to +13.5 V
*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AT49F008A(T)/8192A(T)

## DC and AC Operating Range

|  |  | AT49F008A/8192A(T)-70 | AT49F008A/8192A(T)-90 |
| :--- | :--- | :---: | :---: |
| Operating Temperature (Case) | Com. | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
|  | Ind. | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ |  |

## Operating Modes

| Mode | $\overline{C E}$ | $\overline{O E}$ | $\overline{\text { WE }}$ | RESET | Ai | 1/0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Ai | $\mathrm{D}_{\text {OUt }}$ |
| Program/Erase ${ }^{(2)}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}}$ | Ai | $\mathrm{D}_{\text {IN }}$ |
| Standby/Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\chi^{(1)}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | X | High-Z |
| Program Inhibit | X | X | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\mathrm{H}}$ |  |  |
| Program Inhibit | X | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{IH}}$ |  |  |
| Output Disable | X | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ |  | High-Z |
| Reset | X | X | X | $\mathrm{V}_{\text {IL }}$ | X | High-Z |
| Product Identification |  |  |  |  |  |  |
| Hardware | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} \mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{IL}}, \mathrm{~A} 9=\mathrm{V}_{\mathrm{H}}{ }^{(3)} \\ \mathrm{A} 0=\mathrm{V}_{\mathrm{IL}} \end{gathered}$ | Manufacturer Code ${ }^{(4)}$ |
|  |  |  |  |  | $\begin{gathered} \mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{IL}}, \mathrm{~A} 9=\mathrm{V}_{\mathrm{H}}{ }^{(3)} \\ \mathrm{A} 0=\mathrm{V}_{\mathrm{IH}} \end{gathered}$ | Device Code ${ }^{(4)}$ |
| Software ${ }^{(5)}$ |  |  |  | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{A} 0=\mathrm{V}_{\mathrm{LL}}, \mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{LL}}$ | Manufacturer Code ${ }^{(4)}$ |
|  |  |  |  |  | $\mathrm{A} 0=\mathrm{V}_{\mathrm{IH}}, \mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{IL}}$ | Device Code ${ }^{(4)}$ |

Notes: 1. X can be $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$.
2. Refer to AC programming waveforms.
3. $\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
4. Manufacturer Code: 001FH Device Code: 22H (AT49F008A); 00A0H (AT49F8192A); 21H (AT49F008AT); 00A3H (AT49F8192AT).
5. See details under "Software Product Identification Entry/Exit" on page 13.

## DC Characteristics

| Symbol | Parameter | Condition | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LI }}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current | $\mathrm{V}_{1 / \mathrm{O}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB1 }}$ | $\mathrm{V}_{\text {CC }}$ Standby Current CMOS | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | $\mathrm{V}_{\text {CC }}$ Standby Current TTL | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 3.0 | mA |
| $\mathrm{I}_{\mathrm{CC}}{ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Current | $\mathrm{f}=5 \mathrm{MHz} ; \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ |  | 50.0 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |

Note: 1. In the erase mode, $\mathrm{I}_{\mathrm{CC}}$ is 90 mA .

## AC Read Characteristics

| Symbol | Parameter | AT49F008A/8192A(T)-70 |  | AT49F008A/8192A(T)-90 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {ACC }}$ | Address to Output Delay |  | 70 |  | 90 | ns |
| $\mathrm{t}_{\mathrm{CE}}{ }^{(1)}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 70 |  | 90 | ns |
| $\mathrm{t}_{\mathrm{OE}}{ }^{(2)}$ | $\overline{\text { OE }}$ to Output Delay | 0 | 35 | 0 | 40 | ns |
| $\mathrm{t}_{\mathrm{DF}}{ }^{(3)(4)}$ | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ to Output Float | 0 | 25 | 0 | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or Address, whichever occurred first | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | $\overline{\text { RESET }}$ to Output Delay |  | 800 |  | 800 | ns |

## AC Read Waveforms ${ }^{(1)(2)(3)(4)}$



Notes: 1. $\overline{\mathrm{CE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{CE}}$ after the address transition without impact on $\mathrm{t}_{\mathrm{ACC}}$.
2. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{CE}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{CE}}$ or by $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after an address change without impact on $t_{\text {ACC }}$.
3. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first $\left(C_{L}=5 \mathrm{pF}\right)$.
4. This parameter is characterized and is not $100 \%$ tested.

## Input Test Waveforms and Measurement Level



$$
t_{R}, t_{F}<5 n s
$$

## Output Test Load



## Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}$

|  | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note: 1. This parameter is characterized and is not $100 \%$ tested.

## AC Word Load Characteristics

| Symbol | Parameter | Min | Max |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}, \mathrm{t}_{\mathrm{OES}}$ | Address, $\overline{\text { OE Setup Time }}$ | 0 |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 |  |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time | 0 |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time | 0 | ns |
| $\mathrm{t}_{\text {WP }}$ | Write Pulse Width (产E or $\overline{\mathrm{CE}})$ | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 50 |  |
| $\mathrm{t}_{\text {DH }}, \mathrm{t}_{\text {OEH }}$ | Data, $\overline{O E}$ Hold Time | 50 | ns |
| $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High | 0 | ns |

## AC Byte/Word Load Waveforms

## WE Controlled



## CE Controlled



## Program Cycle Characteristics

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $t_{B P}$ | Byte/Word Programming Time |  | 10 | 50 |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  |  |
| $t_{\text {AH }}$ | Address Hold Time | 50 |  |  |
| $t_{\mathrm{DS}}$ | Data Setup Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 50 |  | ns |
| $\mathrm{t}_{\mathrm{WPH}}$ | Write Pulse Width High | 40 |  | ns |
| $\mathrm{t}_{\mathrm{EC}}$ | Erase Cycle Time |  |  | ns |

## Program Cycle Waveforms



## Sector or Chip Erase Cycle Waveforms



Notes: 1. $\overline{\mathrm{OE}}$ must be high only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ are both low.
2. For chip erase, the address should be 5555 . For sector erase, the address depends on what sector is to be erased. (See note 4 under Command Definitions.)
3. For chip erase, the data should be 10 H , and for sector erase, the data should be 30 H .

## $\overline{\text { Data }}$ Polling Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 |  |  |
| $\mathrm{t}_{\mathrm{OEH}}$ | OE Hold Time | 10 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE } \text { to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See $t_{\mathrm{OE}}$ spec in "AC Read Characteristics" on page 8.

Data Polling Waveforms


## Toggle Bit Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| Units |  |  |  |  |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 10 |  |  |
| $\mathrm{t}_{\text {OEH }}$ | $\overline{\text { OE Hold Time }}$ | 10 |  |  |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE }}$ to Output Delay ${ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\text {OEHP }}$ | $\overline{\text { OE High Pulse }}$ | 150 |  |  |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See $t_{\mathrm{OE}}$ spec in "AC Read Characteristics" on page 8.

## Toggle Bit Waveforms ${ }^{(1)(2)(3)}$



Notes: 1. Toggling either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ or both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ will operate toggle bit. The $\mathrm{t}_{\mathrm{OEHP}}$ specification must be met by the toggling input(s).
2. Beginning and ending state of $\mathrm{I} / \mathrm{O} 6$ will vary.
3. Any address location may be used but the address should not vary.

## Software Product Identification Entry ${ }^{(1)}$



Software Product Identification Exit ${ }^{(1)(6)}$


Boot Block Lockout Enable Algorithm ${ }^{(1)}$


Notes: 1. Data Format: I/O15-I/O8 (Don't Care); I/O7-I/O0 (Hex).
Address Format: A15 - A0 (Hex); A-1 and A15-A18 (Don't Care).
2. Boot Block Lockout feature enabled.

Notes: 1. Data Format: I/O15-I/O8 (Don't Care); I/O7-I/O0 (Hex). Address Format: A15-A0 (Hex); A-1 and A15-A18 (Don't Care).
2. $\mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{IL}}$.

Manufacturer Code is read for $\mathrm{A} 0=\mathrm{V}_{\mathrm{IL}}$.
Device Code is read for A0 $=\mathrm{V}_{\mathrm{IH}}$.
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 001FH

Device Code: 22H (AT49F008A); 00A0H
(AT49F8192A);
21H (AT49F008AT); 00A3H (AT49F8192AT)
6. Either one of the Product ID Exit commands can be used.

## AT49F008A Ordering Information

| $\mathbf{t}_{\mathbf{A c c}}$ <br> $(\mathbf{n s})$ | $\mathrm{I}_{\mathrm{Cc}}(\mathbf{m A})$ |  |  | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby | Ordering Code | 40 T | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
| 70 | 50 | 0.3 | AT49F008A-70TI |  | 40 T |
| 90 | 50 | 0.3 | AT49F008A-90TI | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |

## AT49F8192A(T) Ordering Information

| $\mathbf{t}_{\mathrm{Acc}}$ <br> $(\mathbf{n s})$ | $\mathbf{I}_{\mathrm{Cc}}(\mathbf{m A})$ |  |  | Active | Standby |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Ordering Code | Package | Operation Range |  |  |
| 70 | 50 | 0.3 | AT49F8192A-70TI | 48 T | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
| 70 | 50 | 0.3 | AT49F8192AT-70TI | 48 T | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
| 90 | 50 | 0.3 | AT49F8192A-90TI | 48 T | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
| 90 | 50 | 0.3 | AT49F8192AT-90RI <br> AT49F8192AT-90TI | Industrial <br> $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |


| Package Type |  |
| :--- | :--- |
| 44R | 44-lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC) |
| 40T | 40-lead, Plastic Thin Small Outline Package (TSOP) |
| 48T | 48-lead, Plastic Thin Small Outline Package (TSOP) |

## Packaging Information

## 44R - SOIC



| 2325 Orchard Parkway San Jose, CA 95131 | TITLE 44R, 44-lead ( 0.525 " Body) Plastic Gull Wing Small Outline (SOIC) | DRAWING NO. 44R | REV. <br> A |
| :---: | :---: | :---: | :---: |

40T - TSOP



Notes: 1. This package conforms to JEDEC reference MO-142, Variation DD.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on $E$ is 0.15 mm per side and on $D 1$ is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 19.80 | 20.00 | 20.20 |  |
| D1 | 18.30 | 18.40 | 18.50 | Note 2 |
| E | 11.90 | 12.00 | 12.10 | Note 2 |
| L | 0.50 | 0.60 | 0.70 |  |
| L1 | 0.25 BASIC |  |  |  |
| b | 0.17 | 0.22 | 0.27 |  |
| C | 0.10 | - | 0.21 |  |
| e | 0.50 BASIC |  |  |  |


|  | TITLE | DRAWING NO. | REV. |
| :---: | :---: | :---: | :---: |
| 2325 Orchard Parkway <br> San Jose, CA 95131 | 48T, 48-lead (12 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP) | 48T | B |

## Atmel Headquarters

Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
USA
TEL 1(408) 441-0311
FAX 1(408) 487-2600
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131<br>TEL 1(408) 441-0311<br>FAX 1(408) 436-4314

Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G750QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80
e-mail
literature@atmel.com
Web Site
http://www.atmel.com

## © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL ${ }^{\circledR}$ is the registered trademark of Atmel.
Other terms and product names may be the trademark of others.

