## 512K x 8 Static RAM

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=12 \mathrm{~ns}$
- Low active power
- 1320 mW (max.)
- Low CMOS standby power (Commercial L version) - 2.75 mW (max.)
- 2.0V Data Retention ( $400 \mu \mathrm{~W}$ at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{C E}$ and $\overline{\mathrm{OE}}$ features


## Functional Description ${ }^{[1]}$

The CY7C1049B is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion
is provided by an active LOW Chip Enable ( $\overline{\mathrm{CE}}$ ), an active LOW Output Enable ( $\overline{\mathrm{OE})}$, and three-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O $\mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{18}$ ).
Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.
The eight input/output pins $\left(I / O_{0}\right.$ through $\left.I / O_{7}\right)$ are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}}$ HIGH), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), or during a write operation (CE LOW, and WE LOW).
The CY7C1049B is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.


Selection Guide

|  |  | 7C1049B-12 | 7C1049B-15 | 7C1049B-17 | 7C1049B-20 | 7C1049B-25 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 12 | 15 | 17 | 20 | 25 |  |
| Maximum Operating Current (mA) | 240 | 220 | 195 | 185 | 180 |  |
| Maximum CMOS Standby <br> Current (mA) | Com'I | 8 | 8 | 8 | 8 | 8 |
|  | Com'I/Ind'I | L | - | - | 0.5 | 0.5 |
|  | Ind'I | - | - | - | 9 | 9 |

Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[2]} \ldots .-0.5 \mathrm{~V}$ to +7.0 V DC Voltage Applied to Outputs
in High Z State ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Current into Outputs (LOW) $\qquad$ 20 mA Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015) Latch-Up Current. $\qquad$ >200 mA

Operating Range

|  Ambient <br> Remperature $\mathbf{V}_{\mathbf{C C}}$ <br> Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ <br> Industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$  l |
| :--- | :---: | :---: |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | 7C1049B-12 |  | 7C1049B-15 |  | 7C1049B-17 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ +0.3 \end{gathered}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.3 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ Output Disabled |  |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  |  |  | 240 |  | 220 |  | 195 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-Down Current <br> -TTL Inputs | $\begin{aligned} & \text { Max. } V_{\text {CC }}, \overline{C E} \geq V_{I H} \\ & V_{I N} \geq V_{I H} \text { or } \\ & V_{I N} \leq V_{I L}, f=f_{\text {MAX }} \end{aligned}$ |  |  |  | 40 |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE <br> Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \\ & C E \geq V_{C C}-0.3 V, \\ & V_{I N} \geq V_{C C}-0.3 V, \\ & \text { or } V_{I N} \leq 0.3 V, f=0 \end{aligned}$ | Com'l |  |  | 8 |  | 8 |  | 8 | mA |
|  |  |  | Com'l | L |  | - |  | - |  | 0.5 | mA |
|  |  |  | Ind'I |  |  | - |  | - |  | 8 | mA |
|  |  |  | Ind'I | L |  | - |  | - |  | 0.5 | mA |

## Note:

2. Minimum voltage is -2.0 V for pulse durations of less than 20 ns .

Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions |  |  | 7C1049B-20 |  | 7C1049B-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current |  |  |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ Output Disabled |  |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  |  |  | 185 |  | 180 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-Down Current <br> -TTL Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=f_{\mathrm{MAX}} \\ & \hline \end{aligned}$ |  |  |  | 40 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{I N} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Com'l |  |  | 8 |  | 8 | mA |
|  |  |  | Com' | L |  | 0.5 |  | 0.5 | mA |
|  |  |  | Ind'I |  |  | 8 |  | 8 | mA |
|  |  |  | Ind'I | L |  | 0.5 |  | 0.5 | mA |

## Capacitance ${ }^{[3]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | I (O Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

Note:
3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


## Switching Characteristics ${ }^{[4]}$ Over the Operating Range

| Parameter | Description | 7C1049B-12 |  | 7C1049B-15 |  | 7C1049B-17 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access ${ }^{[5]}$ | 1 |  | 1 |  | 1 |  | ms |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 17 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 17 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 7 |  | 8 | ns |
| tlzoe | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 7 |  | 7 | ns |
| tIZCE | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6, ~ 7] ~}$ |  | 6 |  | 7 |  | 7 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 12 |  | 15 |  | 17 | ns |
| Write Cycle ${ }^{[8,9]}$ |  |  |  |  |  |  |  |  |
| ${ }^{\text {twe }}$ | Write Cycle Time | 12 |  | 15 |  | 17 |  | ns |
| tsce | $\overline{\mathrm{CE}}$ LOW to Write End | 10 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 10 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 10 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 7 |  | 8 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| thZWE | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 7 |  | 8 | ns |

Notes:
4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5 V to 3.3 V internally. $\mathrm{t}_{\text {power }}$ time has to be provided initially before a read/write operation is started.
6. $t_{\text {HZOE }}, \mathrm{t}_{\text {HZCE }}$, and $\mathrm{t}_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
7. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}, t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of $t_{\text {HZWE }}$ and $t_{\text {SD }}$.

Switching Characteristics ${ }^{[4]}$ Over the Operating Range (continued)

| Parameter | Description | 7C1049B-20 |  | 7C1049B-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access ${ }^{[5]}$ | 1 |  | 1 |  | 1 |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 8 |  | 10 | ns |
| tlzoe | $\overline{\mathrm{OE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |
| t LzCe | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 25 | ns |
| Write Cycle ${ }^{[8]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 9 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| tliwe | $\overline{\text { WE }}$ HIGH to Low ${ }^{[7]}$ | 3 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |

Data Retention Characteristics Over the Operating Range

| Parameter | Description |  |  | Conditions ${ }^{[11]}$ | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  |  |  | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | Com'l | L | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=3.0 \mathrm{~V}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  | Ind'l |  |  |  | 1 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[3]}$ | Chip Deselect to Data Retention Time |  |  |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{\text {[10] }}$ | Operation Recovery Time |  |  |  | $t_{\text {RC }}$ |  | ns |

## Notes:

10. $\mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}$ for the -12 and -15 speeds. $\mathrm{t}_{\mathrm{r}} \leq 5 \mathrm{~ns}$ for the -20 ns and slower speeds.
11. No input may exceed $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$.

CY7C1049B

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. $1^{[12,13]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[13,14]}$


## Notes:

12. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
13. WE is HIGH for read cycle.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

Switching Waveforms (continued)
Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[15,16]}$


Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[15,16]}$


## Notes:

15. Data $I / O$ is high impedance if $\overline{O E}=V_{I H}$.
16. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high-impedance state.
17. During this period the $\mathrm{I} / \mathrm{Os}$ are in the output state and input signals should not be applied.

## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[16]}$


Ordering Information

| $\begin{gathered} \text { Speed } \\ \text { (ns) } \end{gathered}$ | Ordering Code | Package Name | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 12 | CY7C1049B-12VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
| 15 | CY7C1049B-15VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049B-15VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
| 17 | CY7C1049B-17VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BL-17VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049B-17VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
| 20 | CY7C1049B-20VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BL-20VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049B-20VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1049BL-20VI | V36 | 36-Lead (400-Mil) Molded SOJ |  |
| 25 | CY7C1049B-25VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BL-25VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049B-25VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1049BL-25VI | V36 | 36-Lead (400-Mil) Molded SOJ |  |

CY7C1049B

## Package Diagram

## 36-Lead (400-Mil) Molded SOJ V36



All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C1049B 512K x 8 Static RAM <br> Document Number: $38-05169$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| ${ }^{*}$ | 110209 | $12 / 02 / 01$ | SZV | Change from Spec number: 38-00937 to 38-05169 |
| ${ }^{*} \mathrm{~A}$ | 116465 | $09 / 16 / 02$ | CEA | Add applications foot note to data sheet, page 1. |

