

# 32K x 16 Static RAM

### **Features**

- · High speed
  - $t_{AA} = 12, 15 \text{ ns}$
- · CMOS for optimum speed/power
- · Low active power
  - 825 mW (max.)
- Low CMOS standby power
  - 16.5 mW (max.)
- · Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in lead-free and non-lead-free 44-pin TSOP II and 44-pin (400-mil) SOJ packages

### **Functional Description**


The CY7C1020B is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1020B is available in standard 44-pin TSOP Type II and 44-pin 400-mil-wide SOJ packages.



### **Selection Guide**

	CY7C1020B-12	CY7C1020B-15
Maximum Access Time (ns)	12	15
Maximum Operating Current (mA)	140	130
Maximum CMOS Standby Current (mA)	3	3

Cypress Semiconductor Corporation
Document #: 38-05171 Rev. \*C

198 Champion Court •

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised May 26, 2006



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .......-65°C to +150°C Ambient Temperature with Power Applied ......-55°C to +125°C Supply Voltage on  $V_{CC}$  Relative to  $GND^{[1]}$  .... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to  $V_{CC}$  + 0.5V DC Input Voltage  $^{[1]}$  .....-0.5V to  $V_{CC}$  + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%

## **Electrical Characteristics** Over the Operating Range

		Test	CY7C1	020B-12	CY7C1020B-15		
Parameter	Description	Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.2	6.0	2.2	6.0	V
$V_{IL}$	Input LOW Voltage[1]		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled	-1	+1	-1	+1	μΑ
Ios	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ , $I_{OUT} = 0 \text{ mA}$ , $f = f_{MAX} = 1/t_{RC}$		140		130	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		20		20	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , f = 0		3		3	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

### Thermal Resistance<sup>[4]</sup>


Parameter	Description	Test Conditions	TSOP II Package	SOJ Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	50.55	56.31	°C/W
ΘJC	Thermal Resistance (Junction to Case)		15.8	32.9	°C/W

### Notes:

- 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. T<sub>A</sub> is the case temperature.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



### Switching Characteristics<sup>[5]</sup> Over the Operating Range

		CY7C1	020B-12	CY7C1	020B-15	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	•		1	•	•	•
t <sub>RC</sub>	Read Cycle Time	12		15		ns
t <sub>AA</sub>	Address to Data Valid		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down	12			15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	6			7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6		7	ns
Write Cycle <sup>[8]</sup>						
t <sub>WC</sub>	Write Cycle Time	12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	6 8			ns	
t <sub>HD</sub>	Data Hold from Write End	0 0			ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	8		9		ns

### Notes:

<sup>5.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

<sup>6.</sup> At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


7. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

8. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.




## **Switching Waveforms**

# Read Cycle No. $\mathbf{1}^{[9, 10]}$



# Read Cycle No. 2 (OE Controlled)[10, 11]




- 9. <u>Devi</u>ce is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V<sub>IL</sub>. 10. <u>WE</u> is HIGH for read cycle.
- 11. Address valid prior to or coincident with  $\overline{\sf CE}$  transition LOW.

[+] Feedback




## **Switching Waveforms** (continued)

# Write Cycle No. 1 (CE Controlled)[12, 13]



## Write Cycle No. 2 (BLE or BHE Controlled)



### Notes:

12. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IH}$ .


13. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

[+] Feedback



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Χ	Χ	Χ	Χ	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write – Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1020B-12VC	51-85082	44-pin (400-Mil) Molded SOJ	Commercial
	CY7C1020B-12VXC		44-pin (400-Mil) Molded SOJ (Pb-free)	]
	CY7C1020B-12ZC	51-85087	44-pin TSOP Type II	
	CY7C1020B-12ZXC		44-pin TSOP Type II (Pb-free)	
15	CY7C1020B-15ZC	51-85087	44-pin TSOP Type II	1
	CY7C1020B-15ZXC		44-pin TSOP Type II (Pb-free)	]

## **Package Diagrams**

## 44-pin (400-Mil) Molded SOJ (51-85082)








### Package Diagrams (continued)


### 44-pin TSOP II (51-85087)

DIMENSION IN MM (INCH) MAX









All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1020B 32K x 16 Static RAM Document #: 38-05171							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	115439	05/09/02	DSG	New Data Sheet			
*A	116869	08/21/02	DFP	Added L-Power Specifications.			
*B	426747	See ECN	ZSD	Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court". Added thermal resistance table. Updated the ordering information table and replaced the Package Name column with Package Diagram.			
*C	465909	See ECN	NXR	Corrected typo in Pin Configuration (Changed A <sub>15</sub> to A <sub>4</sub> ) Removed L-Power Specifications Updated the Ordering Information table			