

# 128K x 8 Static RAM

#### **Features**

- High speed
   -t<sub>AA</sub> = 10 ns
- CMOS for optimum speed/power
- · Center power/ground pinout
- · Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019V33 and/or CY7C1018V33

### **Functional Description**


The CY7C1019BV33/CY7C1018BV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable  $(\overline{\text{CE}})$ , an active LOW Output Enable  $(\overline{\text{OE}})$ , and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019BV33 is available in standard 32-pin TSOP Type II and 400-mil-wide package. The CY7C1018BV33 is available in a standard 300-mil-wide package.



#### **Selection Guide**

		7C1019BV33-10 7C1018BV33-10	7C1019BV33-12 7C1018BV33-12	7C1019BV33-15 7C1018BV33-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)		175	160	145
Maximum Standby Current (mA)		5	5	5
	L	_	0.5	0.5



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .......-65°C to +150°C Ambient Temperature with Power Applied ......-55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND<sup>[1]</sup> .... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> .....-0.5V to  $V_{CC}$  + 0.5V DC Input Voltage<sup>[1]</sup> .....-0.5V to  $V_{CC}$  + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V \pm 10\%$

## **Electrical Characteristics** Over the Operating Range

							BV33-12 BV33-12			
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		<b>-</b> 5	+5	<del>-</del> 5	+5	-5	+5	μΑ
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$			175		160		145	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs				20		20		20	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,			5		5		5	mA
	Power-Down Current —CMOS Inputs	$\label{eq:control_loss} \begin{split} \overline{CE} &\geq V_{CC} - 0.3V, \\ V_{IN} &\geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V,  f = 0 \end{split}$	L		_		0.5		0.5	


### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

- 1.  $V_{\rm IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2.  $T_A^{"}$  is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



THÉVENIN EQUIVALENT Equivalent to:

### Switching Characteristics<sup>[4]</sup> Over the Operating Range

			BV33-10 BV33-10	7C1019BV33-12 7C1018BV33-12			BV33-15 BV33-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE									
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns	
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15	ns	
WRITE CYCL	<b>_E</b> <sup>[7, 8]</sup>	•						•	
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns	
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns	
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns	
t <sub>SD</sub>	Data Set-Up to Write End	5		6		8		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		5		6		7	ns	

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- 6.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


  The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of the sum of



### Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions	Min.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V,$		150	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time		200		μs

### **Data Retention Waveform**




### **Switching Waveforms**

### Read Cycle No. 1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]




- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]




- 12. Data I/O is high impedance if OE = V<sub>IH</sub>.
   13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
   14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)[13]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
Н	Х	Χ	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1018V33-10VC	V32	32-Lead 300-Mil Molded SOJ	Commercial
	CY7C1019BV33-10VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-10ZC	ZS32	32-Lead TSOP Type II	
12	CY7C1018BV33-12VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33L-12VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1019BV33-12VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-12ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33L-12VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33L-12ZC	ZS32	32-Lead TSOP Type II	
15	CY7C1018BV33-15VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33L-15VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018BV33-15VI	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1019BV33-15VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-15ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33L-15VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33L-15ZC	ZS32	32-Lead TSOP Type II	
	CY7C1019BV33-15VI	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019BV33-15ZI	ZS32	32-Lead TSOP Type II	Industrial
ocument	#: 38-01053-*B			<u>.</u>




## **Package Diagram**

#### 32-Lead (400-Mil) Molded SOJ V33



### 32-Lead (300-Mil) Molded SOJ V32




51-85041



### **Package Diagram**

#### 32-Lead TSOP II ZS32



<sup>©</sup> Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.