

PRELIMINARY July 2004

FPD87346BXA Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS™) Outputs

General Description

The FPD87346BXA is a timing controller that combines an LVDS single pixel input interface with National's Reduced Swing Differential Signaling (RSDS[™]) output driver interface for (SVGA) XGA and Wide XGA resolutions. It resides on the TFT-LCD panel and provides the data buffering and control signal generation for (SVGA) XGA, and Wide XGA graphic modes. The RSDS[™] path to the column driver contributes toward lowering radiated EMI and reducing system dynamic power consumption.

This single RSDSTM bus conveys the 8-bit color data for (SVGA) XGA, and Wide XGA panels at 170 Mb/s when using VESA 60 Hz standard timing.

Features

- Reduced Swing Differential Signalling (RSDS[™]) digital bus reduces dynamic power, EMI and bus width from the timing controller
- LVDS single pixel input interface system
- Input clock range from 40 MHz to 85 MHz
- Drives RSDS[™] Column Drivers at 170 Mb/s with an 85 MHz clock (Max.)
- Virtual 8 bit color depth in FRC/Dithering mode
- Single narrow 9-bit differential Source Driver bus minimizes width of Source PCB
- Ability to drive (SVGA) XGA and Wide XGA TFT-LCD Systems
- Failure detect function in DE mode (Bonding Option)
- CMOS circuitry operates from a 3.0V-3.6V supply



© 2004 National Semiconductor Corporation DS201016

System Diagram

Block Diagram



FIGURE 2. Block Diagram

Functional Description

FPD-LINK RECEIVER

The FPD87346BXA is TFT-LCD Timing Controller (TCON) that is based on National Semiconductor's Embedded Logic Array family of TCON devices. The logic architecture is implemented using standard and default timing controller functionality based on an Embedded Gate Array. In it's standard configuration the Gate Driver Control, Column Driver Control signals, and Logic Functions of the device are preset. Customization of control signal timing and other logic functions of the device are reconfigurable through customer supplied Verilog/RTL Code or User-defined specifications. The combination of Embedded Logic Array and National Semiconductor's world class Mixed-signal Analog functional blocks such as LVDS and RSDS[™] provides a flexible platform to meet the needs of TFT-LCD Manufacturers.

SPREAD SPECTRUM SUPPORT

The FPD-Link receiver supports graphics controllers with Spread Spectrum interfaces for reducing EMI. The Spread Spectrum methods supported are center and down spread. A maximum of deviation of $\pm 2\%$ center spread or -4% down spread is supported at a frequency modulation of 100 kHz maximum.

8-6 BIT TRANSLATOR

8-bit data is reduced to a 6-bit data path via a time multiplexed dithering technique or simple truncation of the LSBs. This function is enabled via the input control pins.

DATAPATH BLOCK AND RSDS™ TRANSMITTER

6(8)-bit video data (RGB) is input to the Datapath Block supports up to an 85 MHz pixel rate. The data is delayed to align the Column Driver Start Pulse with the Column Driver data. The data bus (RSR[2:0]P/N, RSG[2:0]P/N, RSB[2:0]P/ N) outputs at a 170 MHz rate on 9 differential output channels. The clock is output on the RSCKP/N differential pair. The RSDS Column Drivers latch data on both positive and negative edges of the clock. The RSDS™ output setup/hold timings are also adjustable through the RSDS[2:0] input pins.

TIMING CONTROL FUNCTION

The Timing Controller Functional Block generates all the necessary control signals to the Column Driver (TP, STH, and REV) and Gate Drivers (STV, CPV, and OE) to interface with a TFT-LCD panel.

RSDS OUTPUT VOLTAGE CONTROL

The RSDS[™] output voltage swing is controlled through an external load resistor connected to the R_{PI} pin. The RSDS[™] output signal levels can be adjusted to suit the particular application. This is dependent on overall LCD module design characteristics such as trace impedance, termination, etc. The RSDS[™] output voltage is inversely related to the R_{PI} value. Lower R_{PI} values will increase the RSDS[™] output voltage swing and consequently overall power consumption will also increase.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{DD})	-0.3V to +4.0V
DC TTL Input Voltage (V _{IN})	–0.3V to (V _{DD} + 0.3V)
DC Output Voltage (V _{OUT})	–0.3V to (V _{DD} + 0.3V)
Junction Temperature	+150°C
Storage Temperature Range	
(T _{STG})	−65°C to +150°C
Lead Temperature (T_L)	
(Soldering 10 sec.)	260°C

ESD	Rating:	

 $(C_{ZAP} = 120 \text{ pF}, R_{ZAP} = 1500\Omega)$

MM = 200V, HBM = 2000V

	Min	Max	Units
Supply Voltage (V _{DD})	3.0	3.6	V
Operating Temp Range (T _A)	0	70	°C
Supply Noise Voltage (V_{DD})		200	$\mathrm{mV}_{\mathrm{PP}}$
Spread Spectrum Support, LV	DS		
Spreading Range		± 2.0	%
Modulation Rate		100	kHz
Operating Frequency (f)	40	85	MHz

DC Electrical Characteristics

 T_{A} = 0°C to 70°C, V_{DD} = 3.3V \pm 0.3V, I_{PI} = 100 μA (Unless otherwise specified).

TTL DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
V _{OH}	Minimum High Level Output	STV, CPV, OE	I _{он} = -6 mA				
	Voltage	TP, REV	I _{он} = -8 mA	2.4			V
		STH	I _{он} = -24 mA				
V _{OL}	Maximum Low Level Output	STV, CPV, OE	$I_{OL} = +6 \text{ mA}$				
	Voltage	TP, REV	I _{OL} = +8 mA			0.4	V
		STH	I _{OL} = +24 mA				
V _{IH}	Minimum High Level Input Voltage			2.0			V
V _{IL}	Maximum Low Level Input Voltage					0.8	V
I _{IN}	Input Current	$V_{IN} = V_{DD}, GND$		-10		+10	μA
I _{DD}	Average Supply Current	f = 85 MHz					
		$V_{DD} = 3.6V, C_{L(TTL)}$	= 15 pF,				
		I _{PI} = 100 μA (Typica	ally PI pin				
		connected to 13 kΩ	to ground)		05	150	m 4
		$R_{L(RSDS)} = 100\Omega$ ar	nd		60	150	mA
		$C_{L(RSDS)} = 5 \text{ pF}$					
		(jig & test fixture ca	pacitance),				
		See Figure 3 for inp	out conditions				

Note 1: "Absolute Maximum Rating" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

DC Electrical Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 3.3V \pm 0.3V$, $I_{PI} = 100 \ \mu A$ (Unless otherwise specified). (Continued)

FIGURE 3. FPD-Link Receiver IDD Pattern

FPD-Link (LVDS) RECEIVER INPUT (RxCLK+/-, RxIN[y]+/-; y = 0, 1, 2, 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVDS REC	EIVER DC SPECIFICATIONS (Note 2)			•	
V _{THLVDS}	Differential Input High Threshold Voltage	V _{CM} = 1.2V			+100	mV
V _{TLLVDS}	Differential Input Low Threshold Voltage		-100			mV
I _{IN}	Input Current	$V_{IN} = 2.4V, V_{DD} = 3.6V$	-10		+10	μA
		$V_{IN} = 0V, V_{DD} = 3.6V$	-10		+10	μA
V _{IN}	Input Voltage Range (Single-ended)		0		2.4	V
IV _{ID} I	Differential Input Voltage		0.100		0.600	V
V _{CM}	Common Mode Voltage Offset		0+IV _{ID} I/2		2.4–IV _{ID} I/2	V

Note 2: LVDS Receiver DC parameters are measured under static and steady state conditions which may not reflect the actual performance in the end application.

AC Electrical Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 3.3V \pm 0.3V$, $I_{PI} = 100 \ \mu A$ (Unless otherwise specified).

LVDS Data Input

LVDS Data input					
Symbol	Parameter	Conditions	Min	Max	Units
RSCLKOUTDLY	FPD-Link Receiver Phase Lock Loop Wake-up Time	Figure 9		10	ms
RSKM	RxIN Skew Margin (Note 4) and (Figure 7)	f = 85 MHz. Vpp = 3.3V	220		ps

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs.

This margin takes into account transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window: RSPOS). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type and length of cable, and source clock (FPD-Link Transmitter TxCLK IN) jitter (less than 190 ps). The specified RSKM minimum assumes a TPPOS max of 200 ps.

 $\mathsf{RSKM} = \mathsf{cable \ skew \ (type, \ length) + \ source \ clock \ jitter \ (cycle \ to \ cycle) + \ remaining \ margin \ for \ data \ sampling \ (\geq 0)}$

This parameter is guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (Process, Voltage, Temperature) range.

Ideal Tx Pulse Position Ideal Rx Strobe Position Ideal Tx Pulse Position

Acronyms:

RSKM Receiver Skew Margin

TPPOS Transmitter Pulse Position

RSPOS Receiver Strobe Position

SW Strobe Width

Definitions:

SW Setup and Hold Time (Internal data sampling window) RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) + Remaining margin for data sampling (≥0)

Cable Skew Typically 10 ps - 40 ps per foot.

20101605

FIGURE 7. FPD87346BXA (FPD-Link Receiver) Input Skew Margin

AC Electrical Characteristics

 T_{A} = 0°C to 70°C, V_{DD} = 3.3V \pm 0.3V, I_{PI} = 100 μA (Unless otherwise specified). (Continued)

Note 5: R/G/B[7]s are MSBs and R/G/B/[0]s are LSBs

FIGURE 9. FPD87346BXA (FPD-Link Receiver) Phase Lock Loop Wake-up Time

AC Electrical Characteristics

 T_{A} = 0°C to 70°C, V_{DD} = 3.3V \pm 0.3V, I_{PI} = 100 μA (Unless otherwise specified). (Continued)

Output T	ïming					
Symbol	Parameter	Conditions	Min	Тур	Мах	Units
TO1	TTL Output Rising from RSCLK Rising	$C_{L(TTL)} = 15 \text{ pF}, \text{ R}_{T} = 100\Omega,$ $C_{L(RSDS)} = 5 \text{ pF}, \text{ I}_{PI} = 100 \mu\text{A},$ f = 85 MHz	0.0		11.25	ns
TO2	TTL Output Falling from RSCK Rising	$C_{L(TTL)} = 15 \text{ pF}, R_T = 100\Omega,$ $C_{L(RSDS)} = 5 \text{ pF}, I_{PI} = 100 \mu\text{A},$ f = 85 MHz	0.0		11.25	ns
RCHP	RSDS Clock (RSCK) High Period	$\label{eq:RT} \begin{split} R_T &= 100\Omega, \ C_L(RSDS) = 5 \ pF, \\ I_PI &= 100 \ \muA, \ f = 85 \ MHz \end{split}$		5.7		ns
RCLP	RSDS Clock (RSCK) Low Period	$\label{eq:RT} \begin{split} R_T &= 100\Omega, \ C_L(RSDS) = 5 \ pF, \\ I_PI &= 100 \ \muA, \ f = 85 \ MHz \end{split}$		5.8		ns
RSTU	RS(R,G,B) Setup to Falling or Rising Edge of RSCK			3.2		ns
RHLD	RS(R,G,B) Hold from Falling or Rising Edge of RSCK	$\begin{split} R_{T} &= 100\Omega, \ C_{L(RSDS)} = 5 \ pF, \\ I_{PI} &= 100 \ \muA, \ f = 85 \ MHz, \\ RSDS[2:0] &= [000] \end{split}$		1.8		ns
SPSTU	STH Rising to RSCK Falling	$\label{eq:RT} \begin{split} R_T &= 100\Omega, \ C_L(RSDS) = 5 \ pF, \\ I_PI &= 100 \ \muA, \ f = 85 \ MHz \end{split}$	5.0			ns
SPHLD	STH Falling to RSCK Falling	R_{T} = 100Ω, C _{L(RSDS)} = 5 pF, I _{PI} = 100 μA, f = 85 MHz	4.0			ns

TABLE 1.

Typical Simulation Results of RSDS Skew Control Values* (V_{DD} = 3.3V; R_T = 100ohms; I_{PI} = 100 μ A; 25°C)

			· ·		
DeDelo.01	f = 65	5 MHz	f = 8	5 MHz	Linit
R5D5[2:0]	RSTU	RHLD	RSTU	RHLD	
000	5.03	1.83	3.23	1.83	
001	5.26	1.31	3.75	1.31	ne
010	6.03	0.83	4.23	0.83	115
011	6.53	0.33	4.73	0.33	
100	3.01	3.77	1.21	3.77	
101	3.49	3.33	1.69	3.33	
110	4.00	2.86	2.20	2.86	115
111	4.50	2.36	2.70	2.36	

*The skew control value in the table are only sampling values of a specific condition and is not a parametric value. Typical values on this table are measured under Static and Steady state conditions which may not be reflective of its performance in the end application.

AC Electrical Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 3.3V \pm 0.3V$, $I_{PI} = 100 \ \mu A$ (Unless otherwise specified). (Continued)

AC Electrical Characteristics

 T_{A} = 0°C to 70°C, V_{DD} = 3.3V \pm 0.3V, I_{PI} = 100 μA (Unless otherwise specified). (Continued)

FPD87346BXA Failure Detect (Internal Bonding Option)

This function is valid in DE mode. As shown in *Figure 12*, invalid external DE pulse will not affect the internal operation during failure zone.

FIGURE 12. FPD87346BXA Failure Detection

Input Signal Timing

Signal	Item	Symbol		SVGA (800 x 600)	XGA (1024 x 768)	WXGA I (1280 x 768)	WXGA II (1280 x 800)	Unit
Clock Frequency	1/Tclk	f	typ	40	65	82	69	MHz
Total			min	620	772	772	804	
	Τv	typ	628	806	806	816		
Vortical Timing			max	664	850	850	900	ть
venical fiming	Active	Tvact	min	-	—	-	-	
			typ	600	768	768	800	
			max	-	—	-	-	
			min	1050	1050	1320	1320	
	Total	Th	typ	1056	1344	1688	1408	
Horizontal Timing			max	1056	1800	2000	2000	Talk
			min	-	_	_	-	TCIK
	Active	Thact	typ	800	1024	1280	1280	
			max	-	_	_	_	

Output Timing—TTL

DE (Data Enable) Mode Only

		D	isplay Mode \	NIDE(0/1) (Pir	ı 57)
Parameter	Comments	SVGA	XGA	WXGA	Remarks/
		(WIDE=0)	(WIDE=0)	(WIDE=1)	Unit
t1	STH Rising to Active Data	2	2	2	RxCLKP/N
t2	High Duration of STH	1	1	1	RxCLKP/N
t3	STH Rising to TP	1031	1031	1285	RxCLKP/N
t4	High Duration of TP	8	8	10	RxCLKP/N
t5	STH Rising to OE	904	904	1147	RxCLKP/N
t6	High Duration of OE	159	159	180	RxCLKP/N
t7	STH Rising to CPV	1031	1031	1283	RxCLKP/N
t8	High Duration of CPV	684	684	724	RxCLKP/N
t9	STH Rising to STV	368	368	565	RxCLKP/N
t10	High Duration of STV	1	1	1	H Line (Note 6)
t11	STH Rising to REV (1HRVS)	390	390	567	RxCLKP/N
t12	High/Low Duration of REV (1HRVS)	1	1	1	H Line (Note 6)
t13	STH Rising to REV (2HRVS)	371	371	567	RxCLKP/N
t14	High/Low Duration of REV (2HRVS)	2	2	2	H Line (Note 6)

Note 6: H Line: Hsync Cycle

Output Timing—TTL (Continued)

FPD87346BXA

DO0	DO1	BOO		C	E		ТР	
(S2)	(S1)	(S0)	REV	XGA (Front)	WXGA (Back)	XGA	WXGA	Unit
0	0	0	1HRVS			0.12	0.12	
0	0	1	2HRVS	2.4	2.1	0.12	0.12	
0	1	0	2HRVS			0.25	0.50	
0	1	1	1HRVS			0.12	0.12	
1	0	0	2HRVS	2.9	2.6	0.12	0.12	μο
1	0	1	2HRVS			0.25	0.50	
1	1	0	1HRVS	2.4	0.1	0.25	0.50	1
1	1	1	2HRVS	3.4	3.1	0.25	0.50	1

FIGURE 15. FPD87346BXA ROn (Sn) Configuration Timing Diagrams

FPD87346BXA

20101617

FIGURE 16. Pinout Assignments

Pin Description

e		
Pin	Туре	Function
3, 4	LVDSI	FPD-Link Data Differential Pair 0 Input
5, 6	LVDSI	FPD-Link Data Differential Pair 1 Input
7, 8	LVDSI	FPD-Link Data Differential Pair 2 Input
11, 12	LVDSI	FPD-Link Data Differential Pair 3 Input
9, 10	LVDSI	PFD-Link Clock Differential Pair Input
10		
nterface		
Pin	Туре	Function
26–31	RSO	Red Reduced Swing Differential Outputs to Column Drivers
36–41	RSO	Green Reduced Swing Differential Outputs to Column Drivers
42-47	RSO	Blue Reduced Swing Differential Outputs to Column Drivers
34, 35	RSO	Clock Reduced Swing Differential Outputs to Column Drivers
50	TO, 8mA	Line Latch Signal Output to Column Drivers
52	TO, 24mA	Horizontal Start Signal Output to Column Drivers
51	TO, 8mA	Alternative Signal Output for each 1 or 2 Horizontal Line to Column Drivers
	Pin 3, 4 5, 6 7, 8 11, 12 9, 10 10 nterface Pin 26–31 36–41 42–47 34, 35 50 52 51	Pin Type 3, 4 LVDSI 5, 6 LVDSI 7, 8 LVDSI 11, 12 LVDSI 9, 10 LVDSI 10 Image: Comparison of the system 9 10 LVDSI 10 Image: Comparison of the system 11 Image: Comparison of the system 11 Image: Comparison of the system 12 Image: Comparison of the system

Pin Description (Continued)				
Column Driver Interface				
Symbol	Pin	Туре	Function	
Sub-Total	23			
Pin Count				
Row Driver Interface				
Symbol	Pin	Туре	Function	
STV	53	TO, 6mA	Row Driver Start Pulse	
CPV	54	TO, 6mA	Row Driver Shift Clock	
OE	55	TO, 6mA	Control TFT Gate Pulse Width to Row Drivers	
Sub-Total	3			
Pin Count				
Control Pins				
Symbol	Pin	Туре	Function	
FRC	56	I	Data Dithering Option:	
			0: 8-Bit Input, Dithering (FRC)	
			1: 6-Bit Input, Non Dithering (No FRC)	
RSDS[2:0]	20–22	I	RSDS Skew/Timing Control (See Table 1)	
WIDE	57	I	0: SVGA (800 x 600)	
			0: XGA (1024 x 768)	
			1: WXGA (1280 x 768/800)	
RO[2:0]	60–62	I	Alternate each 1 Horizontal/2 Horizontal on REV with OE Timing	
	50		(See Table 2 and Figure 15)	
RES	59	I	Reserved pin, tie to high (V _{DD})	
IESI	23	I	0: Normal Operation	
Sub-Total	10			
Pin Count	10			
Power Supply				
Symbol	Pin	Type	Function	
Voo	17	P	Digital Power for Logic Core and LVDS Deserializer	
V _{ee}	63	G	Digital Ground for Logic Core and LVDS Deserializer	
V	18, 32, 48,	P	Digital I/O Power and BSDS Outputs	
	49	·		
Vesio	16, 25, 33,	G	Digital I/O Ground and RSDS Outputs	
3510	64			
V _{DDA}	1	Р	Power for LVDS PLL and Analog Bandgap	
V _{DDD}	2	Р	Digital Power for LVDS Input Buffer	
V _{SSD}	13	G	Digital Ground for LVDS Input Buffer	
V _{SSP}	15	G	Ground for LVDS PLL and Analog Bandgap	
V _{SSA}	14	G	Ground for LVDS PLL and Analog Bandgap	
Sub-Total	15			
Pin Count				

Pin Description (Continued)

Other			
Symbol	Pin	Туре	Function
PI	24		Reference for Reduced Swing Differential Outputs
RSTZ	19	1	System Reset; Active Low
NC	58	I	No Connect
Sub-Total	3		
Pin Count			
Total	64		System Interface = 10
Pin Count			Column Driver = 23
			Row Driver = 3
			Control Pins = 10
			Power Supply = 15
			Other = 3
Bonding Option	ns (B/O)		
Symbol	Pin	Туре	Function
FAIL_ON	B/O	PD	Failure Detect Function ON/OFF
			Low : OFF (Default)
			High : ON

Pin Types

- L -Input (LVTTL-Compatible)
- ТΟ -TTL Output (LVTTL-Compatible)
- LVDSI -Low Voltage Differential Signal Input
- RSO -Reduced Swing Differential Output
- Ρ -Power
- G -Ground
- B/O -Bonding Option
- PD -Internal Pull-Down
- PU -Internal Pull-Up

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.