

Commercial Temp Industrial Temp

# 18Mb Pipelined and Flow Through Synchronous NBT SRAM

2.5 V or 3.3 V V<sub>DD</sub> 2.5 V or 3.3 V I/O

## Features

- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAM<sup>™</sup>, NoBL<sup>™</sup> and ZBT<sup>™</sup> SRAMs
- 2.5 V or 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- User-configurable Pipeline and Flow Through mode
- LBO pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

## **Functional Description**

The GS8160Z18/36T is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{LBO}$ ) must be tied to a power

rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex offchip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8160Z18/36T may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8160Z18/36T is implemented with GSI's high performance CMOS technology and is available in a JEDEC-Standard 100-pin TQFP package.

		-250	-225	-200	-166	-150	-133	Unit
Pipeline	t <sub>KQ</sub>	2.5	2.7	3.0	3.4	3.8	4.0	ns
3-1-1-1	tCycle	4.0	4.4	5.0	6.0	6.7	7.5	ns
3.3 V	Curr (x18)	280	255	230	200	185	165	mΑ
3.3 V	Curr (x32/x36)	330	300	270	230	215	190	mΑ
2.5 V	Curr (x18)	275	250	230	195	180	165	mΑ
2.3 V	Curr (x32/x36)	320	295	265	225	210	185	mA
Flow	t <sub>KQ</sub>	5.5	6.0	6.5	7.0	7.5	8.5	ns
Through 2-1-1-1	tCycle	5.5	6.0	6.5	7.0	7.5	8.5	ns
221	Curr (x18)	175	165	160	150	145	135	mΑ
3.3 V	Curr (x32/x36)	200	190	180	170	165	150	mA
2 5 V	Curr (x18)	175	165	160	150	145	135	mΑ
2.5 V	Curr (x32/x36)	200	190	180	170	165	150	mA

#### **Parameter Synopsis**


Rev: 2.17 11/2004

1/24



GS8160Z18/36T-250/225/200/166/150/133

GS8160Z18T Pinout




© 1998, GSI Technology



GS8160Z18/36T-250/225/200/166/150/133

GS8160Z36T Pinout






© 1998, GSI Technology

# 100-Pin TQFP Pin Descriptions

Symbol	Туре	Description
A0, A1	In	Burst Address Inputs; Preload the burst counter
A	In	Address Inputs
CK	In	Clock Input Signal
BA	In	Byte Write signal for data inputs DQA1-DQA9; active low
Вв	In	Byte Write signal for data inputs DQB1-DQB9; active low
Bc	In	Byte Write signal for data inputs DQc1-DQc9; active low
Bo	In	Byte Write signal for data inputs DQD1-DQD9; active low
W	In	Write Enable; active low
Ē1	In	Chip Enable; active low
E2	In	Chip Enable; Active High. For self decoded depth expansion
Ē3	In	Chip Enable; Active Low. For self decoded depth expansion
G	In	Output Enable; active low
ADV	In	Advance/Load; Burst address counter control pin
CKE	In	Clock Input Buffer Enable; active low
NC	—	No Connect
DQA	I/O	Byte A Data Input and Output pins
DQB	I/O	Byte B Data Input and Output pins
DQc	I/O	Byte C Data Input and Output pins
DQD	I/O	Byte D Data Input and Output pins
ZZ	In	Power down control; active high
FT	In	Pipeline/Flow Through Mode Control; active low
LBO	In	Linear Burst Order; active low
V <sub>DD</sub>	In	Core power supply
V <sub>SS</sub>	In	Ground
V <sub>DDQ</sub>	In	Output driver power supply









## **Functional Details**

#### Clocking

Deassertion of the Clock Enable ( $\overline{CKE}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

#### **Pipeline Mode Read and Write Operations**

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{E}_1$ ,  $E_2$  and  $\overline{E}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	BA	Вв	Bc	BD
Read	Н	Х	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{CKE}$  is asserted Low, all three chip enables ( $\overline{E}1$ , E2, and  $\overline{E}3$ ) are active, the write enable input signals  $\overline{W}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ , &  $\overline{B}_D$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

#### Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.



# Synchronous Truth Table

Operation	Туре	Address	СК	CKE	ADV	W	Bx	E1	E2	E3	G	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	L	L	Q	
Read Cycle, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	Н	L	High-Z	2
Dummy Read, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	Н	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	Н	L	Х	L	D	3
Write Cycle, Continue Burst	В	Next	L-H	L	Н	Х	L	Х	Х	Х	Х	L	D	1,3,10
Write Abort, Continue Burst	В	Next	L-H	L	Н	Х	Н	Х	Х	Х	Х	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Н	Х	Х	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Х	Х	Н	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Х	L	Х	Х	L	High-Z	
Deselect Cycle	D	None	L-H	L	L	L	Н	L	Н	L	Х	L	High-Z	1
Deselect Cycle, Continue	D	None	L-H	L	Н	Х	Х	Х	Х	Х	Х	L	High-Z	1
Sleep Mode		None	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	High-Z	
Clock Edge Ignore, Stall		Current	L-H	Н	Х	Х	Х	Х	Х	Х	Х	L	-	4

Notes:

1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.

2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no write operation is performed.


3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.


4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.

- 5. X = Don't Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals are Low
- 6. All inputs, except  $\overline{G}$  and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting  $\overline{CKE}$  high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.

© 1998, GSI Technology








Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram




Pipeline Mode Data I/O State Diagram



Current State and Next State Definition for Pipeline Mode Data I/O State Diagram



Flow Through Mode Data I/O State Diagram



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram



#### **Burst Cycles**

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

#### **Burst Order**

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{LBO}$ ). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

#### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control		L	Linear Burst
Buist Order Control	Pin Name           LBO           FT           ZZ           ZQ	Н	Interleaved Burst
Output Register Control	E E	L	Flow Through
	E I	H or NC	Pipeline
Power Down Control	77	L or NC	Active
Power Down Control		Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>
FLXDrive Output Impedance Control	70	L	High Drive (Low Impedance)
	20	H or NC	Low Drive (High Impedance)

#### Note:

There is a pull-up device  $\overline{FT}$  pin and a pull-down device on the ZZ pin, so those this input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

#### **Burst Counter Sequences**

#### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

#### Note:

The burst counter wraps to initial state on the 5th clock.

#### Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

#### Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

© 1998, GSI Technology




#### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram



#### **Designing for Compatibility**

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{FT}$  signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.



© 1998, GSI Technology

# **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS})$ 

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 4.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to $V_{DDQ}$ +0.5 ( $\leq$ 4.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DD</sub> +0.5 ( $\leq$ 4.6 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/20	mA
PD	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

## **Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V <sub>DD3</sub>	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V <sub>DD2</sub>	2.3	2.5	2.7	V	
3.3 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ3</sub>	3.0	3.3	3.6	V	
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	2.7	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



# V<sub>DDQ3</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3		0.8	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	2.0	_	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	_	0.8	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

# V<sub>DDQ2</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.3*V <sub>DD</sub>	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	—	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	—	0.3*V <sub>DD</sub>	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
 V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

## **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	Τ <sub>Α</sub>	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	Τ <sub>Α</sub>	-40	25	85	°C	2

Notes:


1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be  $-2 V > Vi < V_{DDn} + 2 V$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.


Downloaded from Elcodis.com electronic components distributor



**Undershoot Measurement and Timing** 







# Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

#### Note:

These parameters are sample tested.

# **AC Test Conditions**


Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>DDQ</sub> /2
Output load	Fig. 1

#### Notes:

1. Include scope and jig capacitance.

2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.

3. Device is deselected as defined by the Truth Table.





© 1998, GSI Technology

# **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	$V_{IN} = 0$ to $V_{DD}$	—1 uA	1 uA
ZZ Input Current	I <sub>IN1</sub>	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IH} \\ 0 \ V \leq V_{IN} \leq V_{IH} \end{array}$	—1 uA —1 uA	1 uA 100 uA
FT, SCD, ZQ Input Current	I <sub>IN2</sub>	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \end{array}$	—100 uA —1 uA	1 uA 1 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, $V_{OUT}$ = 0 to $V_{DD}$	—1 uA	1 uA
Output High Voltage	V <sub>OH2</sub>	I <sub>OH</sub> =8 mA, V <sub>DDQ</sub> = 2.375 V	1.7 V	—
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> =8 mA, V <sub>DDQ</sub> = 3.135 V	2.4 V	—
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	—	0.4 V

<b>ELECHNOLOGY</b>
--------------------

# GS8160Z18/36T-250/225/200/166/150/133

					Ϋ́	-250	-225	5	-200	0	-166	9	-150	0	-133	с С	
Parameter	Test Conditions		Mode	Svmbol	0	-40	0	-40	0	-40	0	Ą	0	-40	0	-40	Unit
				5	to 70°C	to 85°C	to 70°C	to 85°C	to 70°C	to 85°C	to 70°C	to 85°C	to 70°C	to 85°C	to 70°C	to 85°C	5
		(x32/	Pipeline	aal Doa	290 40	300 40	265 35	275 35	240 30	250 30	205 25	215 25	190 25	200 25	170 20	180 20	mA
Operating Current	Device Selected; All other inputs	x36)	Flow Through	aal Daa	180 20	190 20	170 20	180 20	165 15	175 15	155 15	165 15	150 15	160 15	140 10	150 10	mA
3.3 V	≥V <sub>IH</sub> or ≤ V <sub>IL</sub> Output open	(418)	Pipeline	leo Dea	260 20	270 20	235 20	245 20	215 15	225 15	185 15	195 15	170 15	180 15	155 10	165 10	mA
		(01 V)	Flow Through	leo Ieoa	165 10	175 10	155 10	165 10	150 10	160 10	140 10	150 10	135 10	145 10	125 10	135 10	mA
		(x32/	Pipeline	leo Ieoa	290 30	300 30	265 30	275 30	240 25	250 25	205 20	215 20	190 20	200 20	170 15	180 15	mA
Operating Current	Device Selected; All other inputs	x36)	Flow Through	leo Ieoa	180 20	190 20	170 20	180 20	165 15	175 15	155 15	165 15	150 15	160 15	140 10	150 10	mA
2.5 V	≥V <sub>IH</sub> or ≤ V <sub>IL</sub> Output open	(40)	Pipeline	leo Ieoa	260 15	270 15	235 15	245 15	215 15	225 15	185 10	195 10	170 10	180 10	155 10	165 10	mA
		(01 X)	Flow Through	aal Daa	165 10	175 10	155 10	165 10	150 10	160 10	140 10	150 10	135 10	145 10	125 10	135 10	mA
Standhu			Pipeline	ISB	20	30	20	30	20	30	20	30	20	30	20	30	mA
Current	$ZZ \ge V_{DD} - 0.2 V$		Flow Through	I <sub>SB</sub>	20	30	20	30	20	30	20	30	20	30	20	30	mA
Deselect	Device Deselected;		Pipeline	مما	85	06	80	85	75	80	64	70	60	65	50	55	mA
Current	All other inputs $\ge V_{IH}$ or $\le V_{IL}$	ļ	Flow Through	مما	60	65	60	65	50	55	50	55	50	55	45	50	mA
<b>Notes:</b> 1. I <sub>DD</sub> and I 2. All paran	<b>ss:</b> I <sub>DD</sub> and I <sub>DDQ</sub> apply to any combination of V <sub>DD3</sub> , V <sub>DD2</sub> , V <sub>DDQ3</sub> , and V <sub>DDQ2</sub> operation. All parameters listed are worst case scenario.	bination case so	of V <sub>DD3</sub> , V <sub>DD</sub> enario.	2, V <sub>DDQ3</sub> , 6	and V <sub>DD</sub>	Q2 opera	ation.										

Rev: 2.17 11/2004

**Operating Currents** 

17/24

© 1998, GSI Technology

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



# **AC Electrical Characteristics**

	Parameter	Symbol	-25	50	-22	25	-2(	)0	-16	66	-1	50	-1	33	Unit
	Falametei	Symbol	Min	Max	Unit										
	Clock Cycle Time	tKC	4.0	—	4.4	—	5.0	—	6.0	—	6.7	—	7.5	-	ns
	Clock to Output Valid	tKQ	_	2.5	_	2.7	_	3.0	_	3.4	_	3.8		4.0	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	_	1.5		1.5		1.5	_	1.5		1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	_	1.5		1.5		1.5	_	1.5	_	1.5		ns
	Setup time	tS	1.2		1.3		1.4		1.5		1.5	_	1.5		ns
	Hold time	tH	0.2	—	0.3	—	0.4	—	0.5	—	0.5	—	0.5		ns
	Clock Cycle Time	tKC	5.5		6.0		6.5		7.0	—	7.5		8.5		ns
	Clock to Output Valid	tKQ	_	5.5	_	6.0	_	6.5		7.0		7.5	_	8.5	ns
Flow	Clock to Output Invalid	tKQX	3.0		3.0		3.0		3.0	—	3.0	—	3.0		ns
Through	Clock to Output in Low-Z	tLZ <sup>1</sup>	3.0		3.0		3.0		3.0	_	3.0	—	3.0	_	ns
	Setup time	tS	1.5		1.5		1.5		1.5		1.5	_	1.5		ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	_	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	—	1.5	—	1.7	_	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	_	1.5	_	1.7		2	_	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.3	1.5	2.5	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	ns
	G to Output Valid	tOE		2.3		2.5		3.2	_	3.5		3.8	—	4.0	ns
	G to output in Low-Z	tOLZ <sup>1</sup>	0		0		0		0	_	0	—	0	_	ns
	$\overline{G}$ to output in High-Z	tOHZ <sup>1</sup>		2.3	_	2.5	_	3.0		3.0	—	3.0	—	3.0	ns
	ZZ setup time	tZZS <sup>2</sup>	5	—	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	tZZH <sup>2</sup>	1	—	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	20		20		20		20		20		20	—	ns


#### Notes:

1. These parameters are sampled and are not 100% tested.

2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Timing (NBT)





Flow Through Mode Timing (NBT)




\*Note:  $\overline{E}$  = High(False) if  $\overline{E1}$  = 1 or E2 = 0 or  $\overline{E3}$  = 1



# TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
с	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity			0.10
θ	Lead Angle	0°	—	7°



#### Notes:

1. All dimensions are in millimeters (mm).

2. Package width and length do not include mold protrusion.



# Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
1M x 18	GS8160Z18T-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
1M x 18	GS8160Z18T-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
1M x 18	GS8160Z18T-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
1M x 18	GS8160Z18T-166	NBT Pipeline/Flow Through	TQFP	166/7	С	
1M x 18	GS8160Z18T-150	NBT Pipeline/Flow Through	TQFP	150/7.5	С	
1M x 18	GS8160Z18T-133	NBT Pipeline/Flow Through	TQFP	133/8.5	С	
512K x 36	GS8160Z36T-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
512K x 36	GS8160Z36T-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
512K x 36	GS8160Z36T-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
512K x 36	GS8160Z36T-166	NBT Pipeline/Flow Through	TQFP	166/7	С	
512K x 36	GS8160Z36T-150	NBT Pipeline/Flow Through	TQFP	150/7.5	С	
512K x 36	GS8160Z36T-133	NBT Pipeline/Flow Through	TQFP	133/8.5	С	
1M x 18	GS8160Z18T-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	
1M x 18	GS8160Z18T-225I	NBT Pipeline/Flow Through	TQFP	225/6	I	
1M x 18	GS8160Z18T-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	
1M x 18	GS8160Z18T-166I	NBT Pipeline/Flow Through	TQFP	166/7	I	
1M x 18	GS8160Z18T-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I	
1M x 18	GS8160Z18T-133I	NBT Pipeline/Flow Through	TQFP	133/8.5	I	
512K x 36	GS8160Z36T-250I	NBT Pipeline/Flow Through	TQFP	250/5.5		
512K x 36	GS8160Z36T-225I	NBT Pipeline/Flow Through	TQFP	225/6		
512K x 36	GS8160Z36T-200I	NBT Pipeline/Flow Through	TQFP	200/6.5		
512K x 36	GS8160Z36T-166I	NBT Pipeline/Flow Through	TQFP	166/7		
512K x 36	GS8160Z36T-150I	NBT Pipeline/Flow Through	TQFP	150/7.5		
512K x 36	GS8160Z36T-133I	NBT Pipeline/Flow Through	TQFP	133/8.5		

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS816Z36-166IT.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.

3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.

4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings

Downloaded from Elcodis.com electronic components distributor



# 18Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
GS18/36 1.00 9/1999A;GS18/ 362.0012/1999B	Content	<ul> <li>Converted from 0.25u 3.3V process to 0.18u 2.5V process. Master File Rev B</li> <li>Added x72 Pinout.</li> </ul>
GS18/362.00 12/1999BGS18/ 362.01 1/2000C	Format	Added new GSI Logo
GS18/362.0 1/2000DGS18/ 362.03 2/2000E		<ul> <li>Front page; Features - changed 2.5V I/O supply to 2.5V or3.3V I/O supply; Completeness</li> <li>Absolute Maximum Ratings; Changed VDDQ - Value: From:05 to VDD : to :05 to 3.6; Completeness.</li> <li>Recommended Operating Conditions; Changed: I/O Supply Voltage-Max. from VDD to 3.6; Input High Voltage-Max. from VDD +0.3 to 3.6; Same page - took out Note 1; Completeness</li> <li>Electrical Characteristics - Added second Output High Voltage line to table; completeness.</li> <li>Note: There was not a Rev 2.02 for the 8160Z or the 8161Z.</li> </ul>
GS18/362.03 2/2000E; 8160Z18_r2_04	Content	<ul> <li>Removed pin 14 from V<sub>SS</sub> in pin description table.</li> <li>ADV changed to pin 85 in pin description table.</li> </ul>
8160Z18_r2_04; 8160Z18_r2_05	Content	Changed the value of ZZ recovery in the AC Electrical Characteristics table on page 17 from 20 ns to 100 ns
8160Z18_r2_05; 8160Z18_r2_06	Content	<ul> <li>Added 225 MHz speed bin</li> <li>Updated Pg. 1 table, AC Characteristics table, and Operating Currents table to match 815xxx</li> <li>Updated format to comply with Technical Publications standards</li> </ul>
8160Z18_r2_06; 8160Z18_r2_07	Content	Updated Capitance table—removed Input row and changed Output row to I/O
8160Z18_r2_07; 8160Z18_r2_08	Content	<ul> <li>Updated Features list on page 1</li> <li>Completely reworked table on page 1</li> <li>Updated Mode Pin Functions table on page 11</li> </ul>
8160Z18_r2_08; 8160Z18_r2_09	Content	<ul> <li>Added 3.3 V references to entire document</li> <li>Updated Operating Conditions table</li> <li>Updated Operating Currents table and added note</li> <li>Update table on page 1; added power numbers</li> </ul>
8160Z18_r2_09; 8160Z18_r2_10	Content	<ul> <li>Updated DQ on page 19</li> <li>Updated DQ on page 21</li> <li>Updated Pin Description table</li> <li>Updated Operating Currents table</li> <li>Updated table on page 1; updated power numbers</li> <li>Updated Recommended Operating Conditions table (added V<sub>DDQ</sub> references)</li> </ul>

Downloaded from Elcodis.com electronic components distributor



# 18Mb Sync SRAM Datasheet Revision History (Continued)

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8160Z18_r2_10; 8160Z18_r2_11	Content	<ul> <li>Updated table on page 1</li> <li>Created recommended operating conditions tables on pages 13 and 14</li> <li>Updated AC Electrical Characteristics table</li> <li>Updated Ordering Information for 225 MHz part (changed from 7ns to 6.5 ns)</li> <li>Added 250 MHz speed bin</li> <li>Deleted 180 MHz speed bin</li> </ul>
8160Z18_r2_11; 8160Z18_r2_12	Content	<ul> <li>Updated AC Characteristics table</li> <li>Updated FT power numbers</li> <li>Updated ZZ recovery time diagram</li> <li>Updated Mb references from 16Mb to 18Mb</li> <li>Updated AC Test Conditions table and removed Output Load 2 diagram</li> </ul>
8160Z18_r2_12; 8160Z18_r2_13	Content	<ul> <li>Removed Preliminary banner</li> <li>Removed pin locations from pin description table</li> </ul>
8160Z18_r2_13; 8160Z18_r2_14	Content	Corrected pin 16 to NC
8160Z18_r2_14; 8160Z18_r2_15	Content/Format	Updated format     Corrected block diagram
8160Z18_r2_15; 8160Z18_r2_16	Content/Format	<ul> <li>Added parity designator ("P") to Pin 1 on x36</li> </ul>
8160Z18_r2_16; 8160Z18_r2_17	Content/Format	Updated format