

# AMD Geode™ SC1200/SC1201 Processor Data Book

*March 2006* Publication ID: 32579B

#### © 2006 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

#### Contacts

www.amd.com

#### Trademarks

AMD, the AMD Arrow logo, and combinations thereof, and Geode, and Virtual System Architecture are trademarks of Advanced Micro Devices, Inc.

Microsoft and Windows are registered trademarks of Microsoft Corporation in the United States and/or other jurisdictions.

MMX is a registered trademark of Intel Corporation in the United States and/or other jurisdictions.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

# Contents

List	of Fig	gures
List	of Ta	bles
1.0	Ove	erview
	1.1	General Description
	1.2	Features
2.0	Arc	hitecture Overview
	2.1	GX1 Module
	2.2	Video Processor Module
	2.3	Core Logic Module
	2.4	SuperI/O Module
	2.5	Clock, Timers, and Reset Logic
3.0	Sig	nal Definitions
	3.1	Ball Assignments
	3.2	Strap Options
	3.3	Multiplexing Configuration
	3.4	Signal Descriptions
4.0	Ger	neral Configuration Block
	4.1	Configuration Block Addresses
	4.2	Pin Multiplexing, Interrupt Selection, and Base Address Registers
	4.3	WATCHDOG
	4.4	High-Resolution Timer
	4.5	Clock Generators and PLLs
5.0	Sup	erl/O Module
	5.1	Features
	5.2	Module Architecture
	5.3	Configuration Structure / Access
	5.4	Standard Configuration Registers94
	5.5	Real-Time Clock (RTC)
	5.6	System Wakeup Control (SWC)116
	5.7	ACCESS.bus Interface
	5.8	Legacy Functional Blocks

Α	Μ	D	Л
---	---	---	---

6.0	Core	Core Logic Module				
	6.1	Feature List				
	6.2	Module Architecture	142			
	6.3	Register Descriptions	175			
	6.4	Chipset Register Space	190			
7.0	Vide	o Processor Module	311			
	7.1	Module Architecture				
	7.2	Functional Description				
	7.3	Register Descriptions				
8.0	Deb	ugging and Monitoring				
	8.1	Testability (JTAG)				
9.0	Elec	trical Specifications				
	9.1	General Specifications				
	9.2	DC Characteristics				
	9.2 9.3	DC Characteristics				
10.0	9.3	AC Characteristics				
10.0	9.3	AC Characteristics				
10.0	9.3 <b>Pac</b> l	AC Characteristics				
10.0 Арре	9.3 <b>Paci</b> 10.1 10.2	AC Characteristics				
	9.3 <b>Paci</b> 10.1 10.2	AC Characteristics				
	9.3 Pacl 10.1 10.2 endix	AC Characteristics				

# List of Figures

Figure 1-1.	Block Diagram	. 13
Figure 3-1.	Signal Groups	. 25
Figure 3-2.	BGU481 Ball Assignment Diagram	. 28
Figure 4-1.	WATCHDOG Block Diagram	. 79
Figure 4-2.	Clock Generation Block Diagram	. 83
Figure 4-3.	Recommended Oscillator External Circuitry	. 84
Figure 5-1.	SIO Block Diagram	. 89
Figure 5-2.	Detailed SIO Block Diagram	. 91
Figure 5-3.	Standard Configuration Register File Structure	. 92
Figure 5-4.	Standard Configuration Registers Map	. 94
Figure 5-5.	Recommended Oscillator External Circuitry	105
Figure 5-6.	External Oscillator Connections	106
Figure 5-7.	Divider Chain Control	106
Figure 5-8.	Power Supply Connections	108
Figure 5-9.	Typical Battery Configuration	108
Figure 5-10.	Typical Battery Current: Battery Backed Power Mode @ T <sub>C</sub> = 25°C	108
Figure 5-11.	Typical Battery Current: Normal Operation Mode	108
Figure 5-12.	Interrupt/Status Timing	
Figure 5-13.	Bit Transfer	121
Figure 5-14.	Start and Stop Conditions	121
Figure 5-15.	ACCESS.bus Data Transaction	122
Figure 5-16.	ACCESS.bus Acknowledge Cycle	122
Figure 5-17.	A Complete ACCESS.bus Data Transaction	123
Figure 5-18.	UART Mode Register Bank Architecture	
Figure 5-19.	IRCP/SP3 Register Bank Architecture	135
Figure 6-1.	Core Logic Module Block Diagram	
Figure 6-2.	Non-Posted Fast-PCI to ISA Access	
Figure 6-3.	PCI to ISA Cycles with Delayed Transaction Enabled	149
Figure 6-4.	ISA DMA Read from PCI Memory	
Figure 6-5.	ISA DMA Write to PCI Memory	150
Figure 6-6.	PCI Change to Sub-ISA and Back	152
Figure 6-7.	PIT Timer	154
Figure 6-8.	PIC Interrupt Controllers	155
Figure 6-9.	PCI and IRQ Interrupt Mapping	156
Figure 6-10.	SMI Generation for NMI	
Figure 6-11.	General Purpose Timer and UDEF Trap SMI Tree Example	165
Figure 6-12.	PRD Table Example	169
Figure 6-13.	AC97 V2.0 Codec Signal Connections	
Figure 6-14.	Audio SMI Tree Example	172
Figure 6-15.	Typical Setup	173
Figure 7-1.	Video Processor Block Diagram	312
Figure 7-2.	NTSC 525 Lines, 60 Hz, Odd Field	
Figure 7-3.	NTSC 525 Lines, 60 Hz, Even Field	314
Figure 7-4.	VIP Block Diagram	315
Figure 7-5.	Capture Video Mode Bob Example Using One Video Frame Buffer	317

Figure 7-6.	Capture Video Mode Weave Example Using Two Video Frame Buffers	
Figure 7-7.	Video Block Diagram	
Figure 7-8.	Horizontal Downscaler Block Diagram	
Figure 7-9.	Linear Interpolation Calculation	
Figure 7-10.	Mixer/Blender Block Diagram	
Figure 7-11.	Graphics/Video Frame with Alpha Windows	
Figure 7-12.	Color Key and Alpha Blending Logic	
Figure 7-13.	TVOUT Block Diagram	
Figure 7-14.	DAC Voltage Levels	
Figure 7-15.	TFT Power Sequence	
Figure 7-16.	PLL Block Diagram	
Figure 9-1.	Differential Input Sensitivity for Common Mode Range	
Figure 9-2.	General Drive level and Measurement Points	
Figure 9-3.	Memory Controller Drive Level and Measurement Points	
Figure 9-4.	Memory Controller Output Valid Timing Diagram	
Figure 9-5.	Read Data In Setup and Hold Timing Diagram	
Figure 9-6.	Video Input Port Timing Diagram	
Figure 9-7.	Video Output Port Timing Diagram	
Figure 9-8.	TFT Timing Diagram	
Figure 9-9.	ACB Signals: Rising and Falling Timing Diagram	
Figure 9-10.	ACB Start and Stop Condition Timing Diagram	
Figure 9-11.	ACB Start Condition TIming Diagram	
Figure 9-12.	ACB Data Bit Timing Diagram	
Figure 9-13.	Testing Setup for PCI Slew Rate and Minimum Timing	388
Figure 9-14.	V/I Curves for PCI Output Signals	389
Figure 9-15.	PCICLK Timing and Measurement Points	390
Figure 9-16.	Load Circuits for PCI Maximum Time Measurements	391
Figure 9-17.	PCI Output Timing Measurement Conditions	392
Figure 9-18.	PCI Input Timing Measurement Conditions	393
Figure 9-19.	PCI Reset Timing	393
Figure 9-20.	Sub-ISA Read Operation Timing Diagram	396
Figure 9-21.	Sub-ISA Write Operation Timing Diagram	397
Figure 9-22.	LPC Output Timing Diagram	398
Figure 9-23.	LPC Input Timing Diagram	398
Figure 9-24.	IDE Reset Timing Diagram	399
Figure 9-25.	Register Transfer to/from Device Timing Diagram	401
Figure 9-26.	PIO Data Transfer to/from Device Timing Diagram	403
Figure 9-27.	Multiword DMA Data Transfer Timing Diagram	405
Figure 9-28.	Initiating an UltraDMA Data in Burst Timing Diagram	407
Figure 9-29.	Sustained UltraDMA Data In Burst Timing Diagram	408
Figure 9-30.	Host Pausing an UltraDMA Data In Burst Timing Diagram	409
Figure 9-31.	Device Terminating an UltraDMA Data In Burst Timing Diagram	410
Figure 9-32.	Host Terminating an UltraDMA Data In Burst Timing Diagram	411
Figure 9-33.	Initiating an UltraDMA Data Out Burst Timing Diagram	412
Figure 9-34.	Sustained UltraDMA Data Out Burst Timing Diagram	413
Figure 9-35.	Device Pausing an UltraDMA Data Out Burst Timing Diagram	414
Figure 9-36.	Host Terminating an UltraDMA Data Out Burst Timing Diagram	415
Figure 9-37.	Device Terminating an UltraDMA Data Out Burst Timing Diagram	416
Figure 9-38.	USB Data Signal Rise and Fall Timing Diagram	419
Figure 9-39.	USB Source Differential Data Jitter Timing Diagram	419
Figure 9-40.	USB EOP Width Timing Diagram	420
Figure 9-41.	USB Receiver Jitter Tolerance Timing Diagram	420
Figure 9-42.	UART, Sharp-IR, SIR, and Consumer Remote Control Timing Diagram	421
Figure 9-43.	Fast IR Timing (MIR and FIR) Diagram	422
Figure 9-44.	Standard Parallel Port Typical Data Exchange Timing Diagram	423

Figure 9-45. Figure 9-46.	Enhanced Parallel Port Timing Diagram         ECP Forward Mode Timing Diagram	
Figure 9-47.	ECP Reverse Mode Timing Diagram	
Figure 9-48.	AC97 Reset Timing Diagram	
Figure 9-49.	AC97 Sync Timing Diagram	
Figure 9-50.	AC97 Clocks Diagram	
Figure 9-51.	AC97 Data TIming Diagram	
Figure 9-52.	AC97 Rise and Fall Timing Diagram	
Figure 9-53.	AC97 Low Power Mode Timing Diagram	
Figure 9-54.	PWRBTN# Trigger and ONCTL# Timing Diagram	
Figure 9-55.	GPWIO and ONCTL# Timing Diagram	
Figure 9-56.	Power-Up Sequencing With PWRBTN# Timing Diagram	
Figure 9-57.	Power-Up Sequencing Without PWRBTN# Timing Diagram	
Figure 9-58.	TCK Measurement Points and Timing Diagram	
Figure 9-59.	JTAG Test Timing Diagram	
Figure 10-1.	Heatsink Example	
Figure 10-2.	BGU481 Package - Top View	
Figure 10-3.	BGU481 Package - Bottom View	

# List of Tables

Table 2-1.	SC1200/SC1201 Processor Memory Controller Register Summary	. 18
Table 2-2.	SC1200/SC1201 Processor Memory Controller Registers	
Table 3-1.	Signal Definitions Legend	
Table 3-2.	BGU481 Ball Assignment - Sorted by Ball Number	
Table 3-3.	BGU481 Ball Assignment - Sorted Alphabetically by Signal Name	
Table 3-4.	Strap Options	
Table 3-5.	Two-Signal/Group Multiplexing	
Table 3-6.	Three-Signal/Group Multiplexing	
Table 3-7.	Four-Signal/Group Multiplexing	
Table 4-1.	General Configuration Block Register Summary	
Table 4-2.	Pin Multiplexing, Interrupt Selection, and Base Address Registers	
Table 4-3.	WATCHDOG Registers	
Table 4-4.	High-Resolution Timer Registers	
Table 4-5.	Crystal Oscillator Circuit Components	
Table 4-6.	Core Clock Frequency	
Table 4-7.	Strapped Core Clock Frequency	
Table 4-8.	Clock Generator Configuration	
Table 5-1.	SIO Configuration Options	
Table 5-2.	LDN Assignments	
Table 5-3.	Standard Configuration Registers	
Table 5-4.	SIO Control and Configuration Register Map	
Table 5-5.	SIO Control and Configuration Registers	
Table 5-6.	Relevant RTC Configuration Registers	
Table 5-7.	RTC Configuration Registers	
Table 5-8.	Relevant SWC Registers	
Table 5-9.	Relevant IRCP/SP3 Registers	
Table 5-10.	IRCP/SP3 Configuration Register	
Table 5-11.	Relevant Serial Ports 1 and 2 Registers	
Table 5-12.	Serial Ports 1 and 2 Configuration Register	
Table 5-13.	Relevant ACB1 and ACB2 Registers	
Table 5-14.	ACB1 and ACB2 Configuration Register	
Table 5-15.	Relevant Parallel Port Registers	
Table 5-16.	Parallel Port Configuration Register	
Table 5-17.	Crystal Oscillator Circuit Components	105
Table 5-18.	System Power States	109
Table 5-19.	RTC Register Map	111
Table 5-20.	RTC Registers	111
Table 5-21.	Divider Chain Control / Test Selection	114
Table 5-22.	Periodic Interrupt Rate Encoding	114
Table 5-23.	BCD and Binary Formats	114
Table 5-24.	Standard RAM Map	115
Table 5-25.	Extended RAM Map	115
Table 5-26.	Time Range Limits for CEIR Protocols	
Table 5-27.	Banks 0 and 1 - Common Control and Status Register Map	
Table 5-28.	Bank 1 - CEIR Wakeup Configuration and Control Register Map	117

Table 5-29.	Banks 0 and 1 - Common Control and Status Registers	
Table 5-30.	Bank 1 - CEIR Wakeup Configuration and Control Registers	
Table 5-31.	ACB Register Map	
Table 5-32.	ACB Registers	
Table 5-33.	Parallel Port Register Map for First Level Offset	
Table 5-34.	Parallel Port Register Map for Second Level Offset	
Table 5-35.	Parallel Port Bit Map for First Level Offset	
Table 5-36.	Parallel Port Bit Map for Second Level Offset	
Table 5-37.	Bank 0 Register Map	
Table 5-38.	Bank Selection Encoding	
Table 5-39.	Bank 1 Register Map	
Table 5-40.	Bank 2 Register Map	
Table 5-41.	Bank 3 Register Map	
Table 5-42.	Bank 0 Bit Map	
Table 5-43.	Bank 1 Bit Map	
Table 5-44.	Bank 2 Bit Map	
Table 5-45.	Bank 3 Bit Map	
Table 5-46.	Bank 0 Register Map	
Table 5-47.	Bank Selection Encoding	
Table 5-48.	Bank 1 Register Map	
Table 5-49.	Bank 2 Register Map	
Table 5-50.	Bank 3 Register Map	
Table 5-51.	Bank 4 Register Map	
Table 5-52.	Bank 5 Register Map	
Table 5-53.	Bank 6 Register Map	
Table 5-54.	Bank 7 Register Map	
Table 5-55.	Bank 0 Bit Map	
Table 5-56.	Bank 1 Bit Map	
Table 5-57.	Bank 2 Bit Map	
Table 5-58.	Bank 3 Bit Map	
Table 5-59.	Bank 4 Bit Map	
Table 5-60.	Bank 5 Bit Map	
Table 5-61.	Bank 6 Bit Map	
Table 5-62.	Bank 7 Bit Map	
Table 6-1.	Physical Region Descriptor Format	
Table 6-2.	UltraDMA/33 Signal Definitions	
Table 6-3.	Cycle Multiplexed PCI / Sub-ISA Balls	
Table 6-4.	PIC Interrupt Mapping	
Table 6-5.	Wakeup Events Capability	. 159
Table 6-6.	Power Planes Control Signals vs. Sleep States	
Table 6-7.	Power Planes vs. Sleep/Global States	
Table 6-8.	Power Management Events	
Table 6-9.	Device Power Management Programming Summary	
Table 6-10.	Bus Masters That Drive Specific Slots of the AC97 Interface	
Table 6-11.	Physical Region Descriptor Format	
Table 6-12.	Cycle Types	
Table 6-13.	PCI Configuration Address Register (0CF8h)	
Table 6-14.	F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary	
Table 6-15.	F0BAR0: GPIO Support Registers Summary	
Table 6-16.	F0BAR1: LPC Support Registers Summary	
Table 6-17.	F1: PCI Header Registers for SMI Status and ACPI Support Summary	
Table 6-18.	F1BAR0: SMI Status Registers Summary	
Table 6-19.	F1BAR1: ACPI Support Registers Summary	
Table 6-20.	F2: PCI Header Registers for IDE Controller Support Summary	
Table 6-21.	F2BAR4: IDE Controller Support Registers Summary	. 183

Table 6-22.	F3: PCI Header Registers for Audio Support Summary	. 183
Table 6-23.	F3BAR0: Audio Support Registers Summary	. 184
Table 6-24.	F5: PCI Header Registers for X-Bus Expansion Support Summary	
Table 6-25.	F5BAR0: I/O Control Support Registers Summary	
Table 6-26.	PCIUSB: USB PCI Configuration Register Summary	. 186
Table 6-27.	USB_BAR: USB Controller Registers Summary	. 187
Table 6-28.	ISA Legacy I/O Register Summary	. 188
Table 6-29.	F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support	. 190
Table 6-30.	F0BAR0+I/O Offset: GPIO Configuration Registers	
Table 6-31.	F0BAR1+I/O Offset: LPC Interface Configuration Registers	. 228
Table 6-32.	F1: PCI Header Registers for SMI Status and ACPI Support	. 236
Table 6-33.	F1BAR0+I/O Offset: SMI Status Registers	. 237
Table 6-34.	F1BAR1+I/O Offset: ACPI Support Registers	. 247
Table 6-35.	F2: PCI Header/Channels 0 and 1 Registers for IDE Controller Configuration	. 256
Table 6-36.	F2BAR4+I/O Offset: IDE Controller Configuration Registers	. 260
Table 6-37.	F3: PCI Header Registers for Audio Configuration	. 262
Table 6-38.	F3BAR0+Memory Offset: Audio Configuration Registers	
Table 6-39.	F5: PCI Header Registers for X-Bus Expansion	
Table 6-40.	F5BAR0+I/O Offset: X-Bus Expansion Registers	
Table 6-41.	PCIUSB: USB PCI Configuration Registers	
Table 6-42.	USB_BAR+Memory Offset: USB Controller Registers	
Table 6-43.	DMA Channel Control Registers	
Table 6-44.	DMA Page Registers	
Table 6-45.	Programmable Interval Timer Registers	
Table 6-46.	Programmable Interrupt Controller Registers	
Table 6-47.	Keyboard Controller Registers	
Table 6-48.	Real-Time Clock Registers	
Table 6-49.	Miscellaneous Registers	
Table 7-1.	Direct Mode and Capture Mode Configurations	
Table 7-2.	Valid Mixing/Blending Configurations	
Table 7-3.	Truth Table for Alpha Blending	
Table 7-4.	Flicker Filter Operation	
Table 7-5.	F4: PCI Header Registers for Video Processor Support Summary	
Table 7-6.	F4BAR0: Video Processor Configuration Registers Summary	
Table 7-7.	F4BAR2: VIP Support Registers Summary	
Table 7-8.	F4: PCI Header Registers for Video Processor Support Registers	
Table 7-9.	F4BAR0+Memory Offset: Video Processor Configuration Registers	
Table 7-10.	F4BAR2+Memory Offset: VIP Configuration Registers	
Table 8-1.	JTAG Mode Instruction Support	
Table 9-1.	Electro Static Discharge (ESD)	
Table 9-2.	Absolute Maximum Ratings	
Table 9-3.	Operating Conditions	
Table 9-4.	Power Planes of External Interface Signals	
Table 9-5.	System Conditions Used to Measure SC1200/SC1201 Current During On State	
Table 9-6.	DC Characteristics for On State	
Table 9-7.	DC Characteristics for Active Idle, Sleep, and Off States	
Table 9-8.	Ball Capacitance and Inductance	
Table 9-9.	Balls with PU/PD Resistors	
Table 9-10.	Buffer Types	
Table 9-11.	Default Levels for Measurement of Switching Parameters	
Table 9-12.	Memory Controller Timing Parameters	
Table 9-13.	Video Input Port Timing Parameters	
Table 9-14.	Video Output Port Timing Parameters	
Table 9-15.	TFT Timing Parameters	
Table 9-16.	CRT VESA Compatible DAC (RED, GREEN, and BLUE Outputs)	

Table 9-17.	TV DAC (4 Outputs: CVBS, SVY/TVR, SVC/TVB, CVBS/TVG)	384
Table 9-18.	ACCESS.bus Input Timing Parameters	385
Table 9-19.	ACCESS.bus Output Timing Parameters	385
Table 9-20.	PCI AC Specifications	
Table 9-21.	PCI Clock Parameters	390
Table 9-22.	PCI Timing Parameters	
Table 9-23.	Measurement Condition Parameters	392
Table 9-24.	Sub-ISA Timing Parameters	394
Table 9-25.	LPC and SERIRQ	
Table 9-26.	IDE General Timing Parameters	
Table 9-27.	IDE Register Transfer to/from Device Timing Parameters	400
Table 9-28.	IDE PIO Data Transfer to/from Device Timing Parameters	402
Table 9-29.	IDE Multiword DMA Data Transfer Timing Parameters	404
Table 9-30.	IDE UltraDMA Data Burst Timing Parameters	406
Table 9-31.	USB Timing Parameters	
Table 9-32.	UART, Sharp-IR, SIR, and Consumer Remote Control Timing Parameters	421
Table 9-33.	Fast IR Port Timing Parameters	422
Table 9-34.	Standard Parallel Port Timing Parameters	423
Table 9-36.	ECP Forward Mode Timing Parameters	425
Table 9-37.	ECP Reverse Mode Timing Parameters	426
Table 9-38.	AC Reset Timing Parameters	427
Table 9-39.	AC97 Sync Timing Parameters	427
Table 9-40.	AC97 Clocks Parameters	428
Table 9-41.	AC97 I/O Timing Parameters	429
Table 9-42.	AC97 Signal Rise and Fall Timing Parameters	430
Table 9-43.	AC97 Low Power Mode Timing Parameters	431
Table 9-44.	PWRBTN# Timing Parameters	432
Table 9-45.	Power Management Event (GPWIO) and ONCTL# Timing Parameters	432
Table 9-46.	Power-Up Sequence Using the Power Button Timing Parameters	
Table 9-47.	Power-Up Sequence Not Using the Power Button Timing Parameters	434
Table 9-48.	JTAG Timing Parameters	435
Table 10-1.	q <sub>JC</sub> (×C/W)	437
Table 10-2.	Case-to-Ambient Thermal Resistance Example @ 85×C	437
Table A-1.	Revision History	442



### 1.1 General Description

The AMD Geode<sup>™</sup> SC1200 and SC1201 processors are members of the AMD Geode processor family of fully integrated x86 system chips. The SC1200/SC1201 processor includes:

- The Geode GX1 processor module combines advanced CPU performance with MMX<sup>™</sup> support, fully accelerated 2D graphics, a 64-bit synchronous DRAM (SDRAM) interface, a PCI bus controller, and a display controller.
- A low-power CRT and TFT Video Processor module with a hardware video accelerator for scaling, filtering, and color space conversion, a Video Input Port (VIP), and an NTSC/PAL TV encoder. The SC1201 (only) processor has Macrovision copy protection support (see "Macrovision Product Notice" on page 441).
- The Core Logic module includes: PC/AT functionality, a USB interface, an IDE interface, a PCI bus interface, an LPC bus interface, Advanced Configuration Power Interface (ACPI) version 1.0 compliant power management, and an audio codec interface.
- The SuperI/O module has: three serial ports (UART1, UART2, and UART3 with fast infrared), a parallel port, two ACCESS.bus (ACB) interfaces, and a real-time clock (RTC).

These features, combined with the device's low power consumption, enable a small form factor design making it ideal as the core for a set-top box or an advanced multimediatype device.

Figure 1-1 shows the relationships between the modules.




Figure 1-1. Block Diagram

#### 1.2 Features

#### **General Features**

- 32-Bit x86 processor, up to 266 MHz, with MMX instruction set support
- Memory controller with 64-bit SDRAM interface
- 2D graphics accelerator
- CRT controller with hardware video accelerator
- CCIR-656 video input port with direct video for full screen display
- PC/AT functionality
- PCI bus controller
- IDE interface, two channels
- USB, three ports, OHCI (OpenHost Controller Interface) version 1.0 compliant
- Audio, AC97/AMC97 version 2.0 compliant
- Virtual System Architecture<sup>™</sup> technology (VSA) support
- Power management, ACPI (Advanced Configuration Power Interface) version 1.0 compliant
- Package:
   BGU481 (481-Terminal Ball Grid Array Cavity Up)

#### **GX1 Processor Module**

- CPU Core:
  - 32-Bit x86, 266 MHz, with MMX compatible instruction set support
  - 16 KB unified L1 cache
  - Integrated FPU (Floating Point Unit)
  - Re-entrant SMM (System Management Mode) enhanced for VSA
- 2D Graphics Accelerator:
  - Accelerates BitBLTs, line draw and text
  - Supports all 256 raster operations
  - Supports transparent BLTs
  - Runs at core clock frequency
- Memory Controller:
  - 64-Bit SDRAM interface
  - 66 to 100 MHz frequency range
  - Direct interface with CPU/cache, display controller and 2D graphic accelerator
  - Supports clock suspend and power-down/ self-refresh
  - Up to two banks of SDRAM (8 devices total) or one SODIMM
- Display Controller:
  - Hardware graphics frame buffer compress/ decompress
  - Hardware cursor, 32x32 pixels

#### **Video Processor Module**

- Video Accelerator:
  - Flexible video scaling support of up to 8x (horizontally and vertically)
  - Bilinear interpolation filters (with two taps, and eight phases) to smooth output video
- Video/Graphics Mixer:
  - 8-Bit value alpha blending
  - Three blending windows with constant alpha value
  - Color key
- Video Input Port (VIP):
  - Video capture or display
  - CCIR-656 and VESA Video Interface Port v1.1 compliant
  - Lock display timing to video input timing (GenLock)
  - Able to transfer video data into main memory
  - Direct video transfer for full screen display
  - Separate memory location for VBI
- Video Output Port (VOP):
  - VESA Video Interface Port Rev. 1.1 Task B format
- CRT Interface:
  - Uses three 8-bit DACs
  - Support up to 135 MHz
  - 1280x1024 non-interlaced CRT @ 8 bpp, up to 75 Hz
  - 1024x768 non-interlaced CRT @ 16 bpp, up to 85 Hz
- TFT Interface:
  - Direct connection to TFT panels
  - 800x600 non-interlaced TFT @ 16 bpp graphics, up to 85 Hz
  - 1024x768 non-interlaced TFT @ 16 bpp graphics, up to 75 Hz
  - TFT on IDE: FPCLK max is 40 MHz
  - TFT on Parallel Port: FPCLK max is 80 MHz
- TV Interface:
  - Uses four 10-bit DACs
  - 720x480 NTSC @ 60 Hz or 720x576 PAL @ 50 Hz
  - NTSC-M, PAL-M/B/D/G/H/I
  - Luminance filtering with 2x oversampling and sinx/x correction
  - Chrominance filtering with 4x oversampling
  - Flicker filter with a three-line buffer for graphics display on TV
  - Composite, S-Video and YCrCb component video outputs
  - Analog video output interface supports SCART standard (both RGBCvbs and YCCvbs)
  - Support for VBI (Vertical Blanking Interval) transfer from Video Port input to TV Encoder

- VBI Generation Support:
  - Wide Screen Signaling (WSS)
  - Closed caption
  - Extended Data Services (EDS)
  - Copy Generation Management System (CGMS)
- Four-field NTSC or eight-field PAL generation
- Macrovision copy protection version 7.1.L1 (SC1201 only, see "Macrovision Product Notice" on page 441)

#### **Core Logic Module**

- Audio Codec Interface:
  - AC97/AMC97 (Rev. 2.0) codec interface
  - Six DMA channels
- PC/AT Functionality:
  - Programmable Interrupt Controller (PIC), 8259Aequivalent
  - Programmable Interval Timer (PIT), 8254-equivalent
  - DMA Controller (DMAC), 8237-equivalent
- Power Management:
  - ACPI v1.0 compliant
  - Sx state control of three power planes
  - Cx/Sx state control of clocks and PLLs
  - Thermal event input
  - Wakeup event support:
    - Three general-purpose events
    - AC97 codec event
    - UART2 RI# signal
    - Infrared (IR) event
- General Purpose I/Os (GPIOs):
   27 multiplexed GPIO signals
- Low Pin Count (LPC) Bus Interface:
   Specification v1.0 compatible
- PCI Bus Interface:
  - PCI v2.1 compliant with wakeup capability
  - 32-Bit data path, up to 33 MHz
  - Glueless interface for an external PCI device
  - Fixed priority
  - 3.3V signal support only
- Sub-ISA Bus Interface:
  - Up to 16 MB addressing
  - Supports a chip select for ROM or Flash EPROM boot device
  - Supports either:
    - M-Systems DiskOnChip DOC2000 Flash file system
    - NAND EEPROM
  - Supports up to two chip selects for external I/O devices
  - 8-Bit (optional 16-bit) data bus width
  - Shares balls with PCI signals
  - Is not a subtractive agent

- IDE Interface:
  - Two IDE channels for up to four external IDE devices
  - Supports ATA-33 synchronous DMA mode transfers, up to 33 MB/s
- Universal Serial Bus (USB):
  - USB OpenHCI 1.0 compliant
  - Three ports

#### SuperI/O Module

- Real-Time Clock (RTC):
  - DS1287, MC146818 and PC87911 compatible
  - Multi-century calendar
- ACCESS.bus (ACB) Interface:
  - Two ACB interface ports
- Parallel Port:
  - EPP 1.9 compliant
  - IEEE 1284 ECP compliant, including level 2
- Serial Port (UART):
  - UART1, 16550A compatible (SIN, SOUT, BOUT pins), used for SmartCard interface
  - UART2, 16550A compatible
  - Enhanced UART with fast Infrared (IR)

#### **Other Features**

- High-Resolution Timer:
  - 32-Bit counter with 1 µs count interval
- WATCHDOG Timer:
  - Interfaces to INTR, SMI, Reset
- Clocks:
  - Input (external crystals):
    - 32.768 KHz (internal clock oscillator)
    - 27 MHz (internal clock oscillator)
  - Output:
  - AC97 clock (24.576 MHz)
    - Memory controller clock (66 MHz to 100 MHz)
    - PCI clock (33 MHz)
- JTAG Testability:
  - Bypass, Extest, Sample/Preload, IDcode, Clamp, HiZ
- Voltages:
  - Internal logic: 266 MHz @ 1.8V
  - Standby logic: 266 MHz @ 1.8V
  - I/O: 3.3V
  - Standby I/O: 3.3V
  - Battery (if used): 3.0V

# Architecture Overview

As illustrated in Figure 1-1 on page 13, the SC1200/ SC1201 processor contains the following modules in one integrated device:

- GX1 Module:
  - Combines advanced CPU performance with MMX support, fully accelerated 2D graphics, a 64-bit synchronous DRAM (SDRAM) interface and a PCI bus controller. Integrates GX1 silicon revision 8.1.1.
- Video Processor Module:
  - A low-power CRT and TFT support module with a hardware video accelerator for scaling, filtering and color space conversion, and a video input port (VIP). Includes an NTSC/PAL TV encoder.
- Core Logic Module:
  - Includes PC/AT functionality, an IDE interface, a Universal Serial Bus (USB) interface, ACPI 1.0 compliant power management, and an audio codec interface.
- SuperI/O Module:
  - Includes two Serial Ports, an Infrared (IR) Port, a Parallel Port, two ACCESS.bus interfaces, and a Real-Time Clock (RTC).

#### 2.1 GX1 Module

The GX1 processor (silicon revision 8.1.1) is the central module of the SC1200/SC1201 processor. For detailed information regarding the GX1 module, refer to the AMD Geode<sup>TM</sup> GX1 Processor Data Book and the AMD Geode<sup>TM</sup> GX1 Processor Silicon Revision 8.1.1 Specification Update documents.

The SC1200/SC1201 processor's device ID is contained in the GX1 module. Software can detect the revision by reading the DIR0 and DIR1 Configuration registers (see Configuration registers in the AMD Geode<sup>TM</sup> GX1 Processor Data Book). The AMD Geode<sup>TM</sup> SC1200/SC1201 Processor Specification Update document contains the specific values.

#### 2.1.1 Memory Controller

The GX1 module is connected to external SDRAM devices. For more information see Section 3.4.2 "Memory Interface Signals" on page 50, and the "Memory Controller" chapter in the AMD Geode<sup>TM</sup> GX1 Processor Data Book.

There are some differences in the SC1200/SC1201 processor's memory controller and the stand-alone GX1 processor's memory controller:

- There is drive strength/slew control in the SC1200/ SC1201 that is not in the GX1. The bits that control this function are in the MC\_MEM\_CNTRL1 and MC\_MEM\_CNTRL2 registers. In the GX1 processor, these bits are marked as reserved.
- 2) The SC1200/SC1201 supports two banks of memory. The GX1 supports four banks of memory. In addition, the SC1200/SC1201 supports a maximum of eight devices and the GX1 supports up to 32 devices. With this difference, the MC\_BANK\_CFG register is different.

Table 2-1 on page 18 summarizes the 32-bit registers contained in the SC1200/SC1201 processor's memory controller. Table 2-2 on page 18 gives detailed register/bit formats.

GX_BASE+ Memory Offset	Width (Bits)	Туре	Name/Function	Reset Value	
8400h-8403h	32	R/W	MC_MEM_CNTRL1. Memory Controller Control Register 1	248C0040h	
8404h-8407h	32	R/W	MC_MEM_CNTRL2. Memory Controller Control Register 2	00000801h	
8408h-840Bh	32	R/W	MC_BANK_CFG. Memory Controller Bank Configuration	MC_BANK_CFG. Memory Controller Bank Configuration 41104110h	
840Ch-840Fh	32	R/W	MC_SYNC_TIM1. Memory Controller Synchronous Timing 2A733225h Register 1		
8414h-8417h	32	R/W	MC_GBASE_ADD. Memory Controller Graphics Base Address Register	00000000h	
8418h-841Bh	32	R/W	MC_DR_ADD. Memory Controller Dirty RAM Address Register	00000000h	
841Ch-841Fh	32	R/W	MC_DR_ACC. Memory Controller Dirty RAM Access Register	0000000xh	

#### Table 2-1. SC1200/SC1201 Processor Memory Controller Register Summary

### Table 2-2. SC1200/SC1201 Processor Memory Controller Registers

Bit	Description			
GX_BASE+	- 8400h-8403h	MC_MEM_CNTRL1 (R/W)	Reset Value: 248C0040h	
31:30	MDCTL (MD[63:0] Drive	Strength). 11 is strongest, 00 is weakest.		
29	RSVD (Reserved). Write	e as 0.		
28:27	MABACTL (MA[12:0] ar	d BA[1:0] Drive Strength). 11 is strongest, 00 is weakes	t.	
26	RSVD (Reserved). Write	e as 0.		
25:24	MEMCTL (RASA#, CAS	A#, WEA#, CS[1:0]#, CKEA, DQM[7:0] Drive Strength).	11 is strongest, 00 is weakest.	
23:22	RSVD (Reserved). Write	e as 0.		
21	RSVD (Reserved). Must	be written as 0. Wait state on the X-Bus x_data during rea	ad cycles - for debug only.	
20:18	SDCLKRATE (SDRAM	Clock Ratio). Selects SDRAM clock ratio.		
	000: Reserved	100: ÷ 3.5		
	001: ÷ 2	101: ÷ 4		
	010: ÷ 2.5	110: ÷ 4.5		
	011: ÷ 3 (Default)	111: ÷ 5		
	Ratio does not take effect	t until the SDCLKSTRT bit (bit 17 of this register) transition	ns from 0 to 1.	
17	SDCLKSTRT (Start SDC ister). 0: Clear. 1: Enable.	CLK). Start operating SDCLK using the new ratio and shift	value (selected in bits [20:18] of this reg-	
	This bit must transition fr	om zero (written to zero) to one (written to one) in order to	start SDCLK or to change the shift value.	
16:8	This bit must transition from zero (written to zero) to one (written to one) in order to start SDCLK or to change the shift value. <b>RFSHRATE (Refresh Interval).</b> This field determines the number of processor core clocks multiplied by 64 between refresh cycles to the DRAM. By default, the refresh interval is 00h. Refresh is turned off by default.			
7:6	<b>RFSHSTAG (Refresh Staggering).</b> This field determines number of clocks between the RFSH commands to each of the four banks during refresh cycles:			
	00: 0 SDRAM clocks 01: 1 SDRAM clocks (De 10: 2 SDRAM clocks 11: 4 SDRAM clocks	fault)		
	Staggering is used to hel this field must be written	p reduce power spikes during refresh by refreshing one bar as 00.	nk at a time. If only one bank is installed,	
5	2CLKADDR (Two Clock	Address Setup). Assert memory address for one extra c	lock before CS# is asserted.	
	0: Disable. 1: Enable.			
	This can be used to com	pensate for address setup at high frequencies and/or high	loads.	

Bit	Description
4	RFSHTST (Test Refresh). This bit, when set high, generates a refresh request. This bit is only used for testing purposes.
3	<b>XBUSARB (X-Bus Round Robin).</b> When round robin is enabled, processor, graphics pipeline, and low priority display con- troller requests are arbitrated at the same priority level. When disabled, processor requests are arbitrated at a higher priority level. High priority display controller requests always have the highest arbitration priority.
	0: Disable. 1: Enable round robin.
2	<b>SMM_MAP (SMM Region Mapping).</b> Maps the SMM memory region at GX_BASE+400000 to physical address A0000 to BFFFF in SDRAM.
	0: Disable. 1: Enable.
1	RSVD (Reserved). Write as 0.
0	<b>SDRAMPRG (Program SDRAM).</b> When this bit is set, the memory controller will program the SDRAM MRS register using LTMODE in MC_SYNC_TIM1.
	This bit must transition from zero (written to zero) to one (written to one) in order to program the SDRAM devices.
GX_BASE	E+8404h-8407h MC_MEM_CNTRL2 (R/W) Reset Value: 00000801h
31:14	RSVD (Reserved). Write as 0.
13:12	<b>SDCLKCTL (SDCLK High Drive/Slew Control).</b> Controls the high drive and slew rate of SDCLK[3:0] and SDCLK_OUT. 11 is strongest, 00 is weakest.
11	RSVD (Reserved). Write as 0.
10	SDCLKOMSK# (Enable SDCLK_OUT). Turns on the output.
	0: Enable. 1: Disable.
9	SDCLK3MSK# (Enable SDCLK3). Turns on the output.
	0: Enable. 1: Disable.
8	SDCLK2MSK# (Enable SDCLK2). Turns on the output.
	0: Enable. 1: Disable.
7	SDCLK1MSK# (Enable SDCLK1). Turns on the output.
	0: Enable. 1: Disable.
6	SDCLK0MSK# (Enable SDCLK0). Turns on the output.
	0: Enable. 1: Disable.
5:3	SHFTSDCLK (Shift SDCLK). This function allows shifting SDCLK to meet SDRAM setup and hold time requirements. The shift function will not take effect until the SDCLKSTRT bit (bit 17 of MC_MEM_CNTRL1) transitions from 0 to 1:
	000: No shift100: Shift 2 core clocks001: Shift 0.5 core clock101: Shift 2.5 core clocks010: Shift 1 core clock110: Shift 3 core clocks011: Shift 1.5 core clock111: Reserved
2	RSVD (Reserved). Write as 0.
1	RD (Read Data Phase). Selects if read data is latched one or two core clock after the rising edge of SDCLK.
	0: 1 Core clock. 1: 2 Core clocks.
0	FSTRDMSK (Fast Read Mask). Do not allow core reads to bypass the request FIFO.
	0: Disable. 1: Enable.

#### Table 2-2. SC1200/SC1201 Processor Memory Controller Registers (Continued)

#### Table 2-2. SC1200/SC1201 Processor Memory Controller Registers (Continued)

Bit	Description										
GX_BASE	E+8408h-840Bh		MC_BANK_CF	G (R/W)	Reset Value: 41104110h						
31:16	RSVD (Reserved	<b>d).</b> Write as 0070h									
15	RSVD (Reserved	<b>1).</b> Write as 0.									
14	SODIMM_MOD_ for SODIMM:	BNK (SODIMM Mo	dule Banks - Banks	0 and 1). Selects number o	f module banks installed per SODIMN						
	0: 1 Module bank 1: 2 Module bank										
13	RSVD (Reserved	,									
12	module bank for \$	SODIMM:	omponent Banks - E	Banks 0 and 1). Selects the	number of component banks per						
	1: 4 Component I	0: 2 Component banks 1: 4 Component banks Banks 0 and 1 must have the same number of component banks.									
			number of component	Danks.							
11	RSVD (Reserved	,									
10:8	-		(s 0 and 1). Selects the								
	000: 4 MB 001: 8 MB	010: 16 MB 011: 32 MB	100: 64 MB 101: 128 MB	110: 256 MB 111: 512 MB							
				and 1 must be the same size							
7			and T. AISO, Danks U		.e.						
	RSVD (Reserved	,	- Banka () and 1)	Colorto the name size of C							
6:4	000: 1 KB	010: 4 KB	1xx: 16 KB	. Selects the page size of S							
	001: 2 KB	011: 8 KB	111: SODIMM no	ot installed							
		1 must have the sa	ame page size.								
3:0	RSVD (Reserved	i). Write as 0.									
GX_BASE	E+840Ch-840Fh		MC_SYNC_TIM	11 (R/W)	Reset Value: 2A733225h						
31	RSVD (Reserved	<b>I).</b> Write as 0.									
30:28	and the availabilit	ty of the first piece o	of output data. This pa	rameter significantly affects	the registration of a read command system performance. Optimal setting CCESS.bus interface to determine this						
	000: Reserved	010: 2 CLK	100: 4 CLK	110: 6 CLK							
	001: Reserved	011: 3 CLK	101: 5 CLK	111: 7 CLK							
	This field will not	take effect until SD	RAMPRG (bit 0 of MC	C_MEM_CNTRL1) transition	ns from 0 to 1.						
27:24	RC (RFSH to RF commands:	SH/ACT Command	d Period, tRC). Minim	um number of SDRAM clo	k between RFSH and RFSH/ACT						
	0000: Reserved	0100: 5 CLK	1000: 9 CLK	1100: 13 CLK							
	0001: 2 CLK 0010: 3 CLK	0101: 6 CLK 0110: 7 CLK	1001: 10 CLK 1010: 11 CLK	1101: 14 CLK 1110: 15 CLK							
	0010: 3 OLK 0011: 4 CLK	0111: 8 CLK	1010: 11 OLK 1011: 12 CLK	1111: 16 CLK							
23:20	RAS (ACT to PR			umber of SDRAM clocks b	etween ACT and PRE commands:						
	0000: Reserved	0100: 5 CLK	1000: 9 CLK	1100: 13 CLK							
	0001: 2 CLK	0101: 6 CLK	1001: 10 CLK	1101: 14 CLK							
	0010: 3 CLK	0110: 7 CLK	1010: 11 CLK	1110: 15 CLK							
	0011: 4 CLK	0111: 8 CLK	1011: 12 CLK	1111: 16 CLK							
10	RSVD (Reserved). Write as 0.										
19		Command Period	, IRP). WINIMUM NUM		een PRE and ACT commands:						
19 18:16	•		100-1-01-1								
	000: Reserved	010: 2 CLK	100: 4 CLK 101: 5 CLK	110: 6 CLK 111: 7 CLK							
18:16	000: Reserved 001: 1 CLK	010: 2 CLK 011: 3 CLK	100: 4 CLK 101: 5 CLK	110: 6 CLK 111: 7 CLK							
18:16 15	000: Reserved 001: 1 CLK RSVD (Reserved	010: 2 CLK 011: 3 CLK d). Write as 0.	101: 5 CLK	111: 7 CLK	AM clock between ACT and READ/						
18:16	000: Reserved 001: 1 CLK RSVD (Reserved RCD (Delay Time	010: 2 CLK 011: 3 CLK d). Write as 0. e ACT to READ/W	101: 5 CLK RT Command, tRCD	111: 7 CLK	AM clock between ACT and READ/ etting should be used:						
18:16 15	000: Reserved 001: 1 CLK RSVD (Reserved RCD (Delay Time	010: 2 CLK 011: 3 CLK d). Write as 0. e ACT to READ/W	101: 5 CLK RT Command, tRCD	111: 7 CLK . Minimum number of SDR							

Bit	Description			
11	RSVD (Reserved). Write as 0			
10:8	to two different component ba	nks within the same modul	e bank. The memory contr	clocks between ACT and ACT command oller does not perform back-to-back Acti- nand between them. Hence, this field
7	RSVD (Reserved). Write as 0			
6:4	DPL (Data-in to PRE Comma sampled till the bank is precha	· · ·	um number of SDRAM cloc	ks from the time the last write datum is
	000: Reserved         010: 2 CL           001: 1 CLK         011: 3 CL		110: 6 CLK 111: 7 CLK	
3:0	RSVD (Reserved). Leave und	hanged. Always returns a	101h.	
Note: F	Refer to the SDRAM manufacture	r's specification for more i	nformation on component l	banks.
GX_BASE	E+8414h-8417h	MC_GBASE_A	ADD (R/W)	Reset Value: 00000000h
31:18	RSVD (Reserved). Write as 0			
17	TE (Test Enable TEST[3:0]).			
	0: TEST[3:0] are driven low (n 1: TEST[3:0] pins are used to	I /		
16	TECTL (Test Enable Shared	Control Pins).		
	0: RASB#, CASB#, CKEB, WI 1: RASB#, CASB#, CKEB, WI	· · · /	t information	
15:12	SEL (Select). This field is use	d for debug purposes only	and should be left at zero	for normal operation.
11	RSVD (Reserved). Write as C			
10:0	<b>GBADD (Graphics Base Add</b> KB boundaries. This field corr	,	5 1 5	address, which is programmable on 512
	Note that BC_DRAM_TOP mu	st be set to a value lower	than the Graphics Base Ad	ldress.
GX_BASE	E+8418h-841Bh	MC_DR_AD	D (R/W)	Reset Value: 00000000h
31:10	RSVD (Reserved). Write as 0			
9:0	DRADD (Dirty RAM Address register. This field does not au		index that is used to acces	ss the Dirty RAM with the MC_DR_ACC
GX_BASE	+841Ch-841Fh	MC_DR_AC	C (R/W)	Reset Value: 000000xh
31:2	RSVD (Reserved). Write as 0	·		
1	D (Dirty Bit). This bit is read/	vrite accessible.		
0	V (Valid Bit). This bit is read/	vrite accessible.		

#### Table 2-2. SC1200/SC1201 Processor Memory Controller Registers (Continued)

#### 2.1.2 Fast-PCI Bus

The GX1 module communicates with the Core Logic module via a Fast-PCI bus that can work at up to 66 MHz. The Fast-PCI bus is internal for the SC1200/SC1201 processor and is connected to the General Configuration Block (see Section 4.0 on page 71 for details on the General Configuration Block).

This bus supports seven bus masters. The requests (REQs) are fixed in priority. The seven bus masters in order of priority are:

- 1) VIP
- 2) IDE Channel 0
- 3) IDE Channel 1
- 4) Audio
- 5) USB
- 6) External REQ0#
- 7) External REQ1#

#### 2.1.3 Display

The GX1 module generates display timing, and controls internal signals CRT\_VSYNC and CRT\_HSYNC of the Video Processor module.

The GX1 module interfaces with the Video Processor via a video data bus and a graphics data bus.

- Video data. The GX1 module uses the core clock, divided by 2 or 4 (typically 100 to 133 MHz). It drives the video data using this clock. Internal signals VID\_VAL and VID\_RDY are used as data-flow handshake signals between the GX1 module and the Video Processor.
- **Graphics data.** The GX1 module uses the internal DCLK signal, supplied by the PLL of the Video Processor, to drive the 18-bit graphics-data bus of the Video Processor. Each six bits of this bus define a different color. Each of these 6-bit color definitions is expanded (by adding two zero LSB lines) to form an 8-bit bus, at the Video Processor.

For more information about the GX1 module's interface to the Video Processor, see the "Display Controller" chapter in the AMD Geode<sup>TM</sup> GX1 Processor Data Book.

#### 2.2 Video Processor Module

The Video Processor provides high resolution and graphics for a CRT, TV, or TFT/DSTN interface. The following subsections provide a summary of how the Video Processor interfaces with the other modules of the SC1200/SC1201 processor. For detailed information about the Video Processor, see Section 7.0 on page 311.

#### 2.2.1 GX1 Module Interface

The Video Processor is connected to the GX1 module in the following way:

- The Video Processor's DOTCLK output signal is used as the GX1 module's DCLK input signal.
- The GX1 module's PCLK output signal is used as the GFXCLK input signal of the Video Processor.

#### 2.2.2 Video Input Port

The Video Input Port (VIP) within the Video Processor contains a standard interface that is typically connected to a media processor or TV encoder. The clock is supplied by the externally connected device; typically at 27 MHz.

Video input can be sent to the GX1 module's video frame buffer (Capture Video mode) or can be used directly (Direct Video mode).

#### 2.2.3 Core Logic Module Interface

The Video Processor interfaces to the Core Logic module for accessing PCI function configuration registers.

#### 2.2.4 CRT DAC

The Video Processor drives three CRT DACs with up to 135M pixels per second.

The interface for these DACs can be monitored via external balls of the SC1200/SC1201 processor. For more information, see Section 3.4.4 "CRT/TFT Interface Signals" on page 52.

#### 2.3 Core Logic Module

The Core Logic module is described in detail in Section 6.0 on page 141.

The Core Logic module is connected to the Fast-PCI bus. It uses signal AD28 as the IDSEL for all PCI configuration functions except for USB which uses AD29.

#### 2.3.1 Other Core Logic Module Interfaces

The following interfaces of the Core Logic module are implemented via external signals of the SC1200/SC1201 processor. Each interface is listed below with a reference to the descriptions of the relevant signals.

- IDE: See Section 3.4.10 "IDE Interface Signals" on page 61.
- AC97: See Section 3.4.15 "AC97 Audio Interface Signals" on page 65.
- PCI: See Section 3.4.7 "PCI Bus Interface Signals" on page 55.

- USB: See Section 6.2.4 "Universal Serial Bus" on page 147. The USB function uses signal AD29 as the IDSEL for PCI configuration.
- LPC: See Section 3.4.9 "Low Pin Count (LPC) Bus Interface Signals" on page 60.
- Sub-ISA: See Section 3.4.8 "Sub-ISA Interface Signals" on page 59, Section 6.2.5 "Sub-ISA Bus Interface" on page 147, and Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72
- GPIO: See Section 3.4.17 "GPIO Interface Signals" on page 67.

More detailed information about each of these interfaces is provided in Section 6.2 "Module Architecture" on page 142.

Super/IO Block Interfaces: See Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72, Section 3.4.6 "ACCESS.bus Interface Signals" on page 55, Section 3.4.14 "Fast Infrared (IR) Port Interface Signals" on page 64, and Section 3.4.13 "Parallel Port Interface Signals" on page 63.

The Core Logic module interface to the GX1 module consists of seven miscellaneous connections, the PCI bus interface signals, plus the display controller connections. Note that the PC/AT legacy signals NMI, WM\_RST, and A20M are all virtual functions executed in SMM (System Management Mode) by the BIOS.

- PSERIAL is a one-way serial bus from the GX1 to the Core Logic module used to communicate powermanagement states and VSYNC information for VGA emulation.
- IRQ13 is an input from the processor indicating that a floating point error was detected and that INTR should be asserted.
- INTR is the level output from the integrated 8259A PICs and is asserted if an unmasked interrupt request (IRQn) is sampled active.
- SMI# is a level-sensitive interrupt to the GX1 that can be configured to assert on a number of different system events. After an SMI# assertion, SMM is entered and program execution begins at the base of the SMM address space. Once asserted, SMI# remains active until the SMI source is cleared.
- SUSP# and SUSPA# are handshake signals for implementing CPU Clock Stop and clock throttling.
- CPU\_RST resets the CPU and is asserted for approximately 100 µs after the negation of POR#.
- PCI bus interface signals.

#### 2.4 SuperI/O Module

The SuperI/O (SIO) module is a PC98 and ACPI compliant SIO that offers a single-cell solution to the most commonly used ISA peripherals.

The SIO module incorporates: two Serial Ports, an Infrared Communication Port that supports FIR, MIR, HP-SIR, Sharp-IR, and Consumer Electronics-IR, a full IEEE 1284 Parallel Port, two ACCESS.bus Interface (ACB) ports, System Wakeup Control (SWC), and a Real-Time Clock (RTC) that provides RTC timekeeping.

#### 2.5 Clock, Timers, and Reset Logic

In addition to the four main modules (i.e., GX1, Core Logic, Video Processor and SIO) that make up the SC1200/SC1201 processor, the following blocks of logic have also been integrated:

- Clock Generators as described in Section 4.5 "Clock Generators and PLLs" on page 83.
- Configuration Registers as described in Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72.
- A WATCHDOG timer as described in Section 4.3 "WATCHDOG" on page 79.
- A High-Resolution timer as described in Section 4.4 "High-Resolution Timer" on page 81.

#### 2.5.1 Reset Logic

This section provides a description of the reset flow of the SC1200/SC1201 processor.

#### 2.5.1.1 Power-On Reset

Power-on reset (POR) is triggered by assertion of the POR# signal. Upon power-on reset, the following things happen:

- Strap balls are sampled.
- PLL4, PLL5, and PLL6 are reset, disabling their output. When the POR# signal is negated, the clocks lock and then each PLL outputs its clock. PLL6 is the last clock generator to output a clock. See Section 4.5 "Clock Generators and PLLs" on page 83.
- Certain WATCHDOG and High-Resolution Timer register bits are cleared.

#### 2.5.1.2 System Reset


System reset causes signal PCIRST# to be issued, thus triggering a reset of all PCI and LPC agents. A system reset is triggered by any of the following events:

- Power-on, as indicated by POR# signal assertion.
- A WATCHDOG reset event (see Section 4.3.2 "WATCHDOG Registers" on page 80).
- Software initiated system reset.

# Signal Definitions

This section defines the signals and describes the external interface of the SC1200/SC1201 processor. Figure 2-1 shows the signals organized by their functional groups. Where signals are multiplexed, the default signal name is

listed first and is separated by a plus sign (+). A slash (/) in a signal name means that the function is always enabled and available (i.e., cycle multiplexed).



**Note:** Straps are not the default signal, shown with system signals for reader convenience. However, also listed in figure with the appropriate functional group.






Figure 3-1. Signal Groups (Continued)

The remaining subsections of this chapter describe:

- Section 3.1 "Ball Assignments": Provides a ball assignment diagram and tables listing the signals sorted according to ball number and alphabetically by signal name.
- Section 3.2 "Strap Options": Several balls are read at power-up that set up the state of the SC1200/SC1201 processor. This section provides details regarding those balls.
- Section 3.3 "Multiplexing Configuration": Lists multiplexing options and their configurations.
- Section 3.4 "Signal Descriptions": Detailed descriptions of each signal according to functional group.

# 3.1 Ball Assignments

The SC1200/SC1201 processor is highly configurable as illustrated in Figure 3-1 on page 25. Strap options and register programming are used to set various modes of operation and specific signals on specific balls. This section describes which signals are available on which balls and provides configuration information:

- Figure 3-2 on page 28: Illustrates the BGU481 ball assignments.
- Table 3-2 on page 29: Lists signals according to ball number. Power Rail, Signal Type, Buffer Type and, where relevant, Pull-Up or Pull-Down resistors are indicated for each ball in this table. For multiplexed balls, the necessary configuration for each signal is listed as well.
- Table 3-3 on page 40: Quick reference signal list sorted alphabetically - listing all signal names and ball numbers.

The tables in this chapter use several common abbreviations. Table 3-1 lists the mnemonics and their meanings

#### Notes:

 For each GPIO signal, there is an optional pull-up resistor on the relevant ball. After system reset, the pull-up is present.

This pull-up resistor can be disabled via registers in the Core Logic module. The configuration is without regard to the selected ball function (except for GPIO12, GPIO13, and GPIO16). Alternate functions for GPIO12, GPIO13, and GPIO16 control pull-up resistors.

For more information, see Section 6.4.1 "Bridge, GPIO, and LPC Registers - Function 0" on page 190.

2) Configuration settings listed in this table are with regard to the Pin Multiplexing Register (PMR). See Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72 for a detailed description of this register.

Mnemonic	Definition
А	Analog
AV <sub>SS</sub>	Ground ball: Analog
AV <sub>CC</sub>	Power ball: Analog
GCB	General Configuration Block registers. Refer to Section 4.0 "General Configura- tion Block" on page 71.
	Location of the General Configuration Block cannot be determined by software. See AMD Geode <sup>™</sup> SC1200/SC1201 Processor Specification Update docu- ment.
1	Input ball
I/O	Bidirectional ball
MCR[x]	Miscellaneous Configuration Register Bit x: A register, located in the GCB. Refer to Section 4.1 "Configuration Block Addresses" on page 71 for further details.
0	Output ball
OD	Open-drain
PD	Pull-down (KΩ)
PMR[x]	Pin Multiplexing Register Bit x: A regis- ter, located in the GCB, used to config- ure balls with multiple functions. Refer to Section 4.1 "Configuration Block Addresses" on page 71 for further details.
PU	Pull-up (KΩ)
TS	TRI-STATE
V <sub>CORE</sub>	Power ball: 1.2V
V <sub>IO</sub>	Power ball: 3.3V
V <sub>SS</sub>	Ground ball
#	The # symbol in a signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. Otherwise, the signal is asserted when at a high voltage level.
/	A / in a signal name indicates both func- tions are always enabled (i.e., cycle mul- tiplexed).
+	A + in signal name indicates the function is available on the ball, but that either strapping options or register program- ming is required to select the desired function.

#### Table 3-1. Signal Definitions Legend

Definition

Mnemonic

32579B

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
А	• Vss	0 V10	⊕ AD30	S PCK0	O REQ1#	O PRST#	O	⊕ IOW#	⊕ GP20	⊕ GP17	O HSNC	O AV <sub>CCC</sub>		O	O I BLUE	● V <sub>SS</sub>	O VPLL2	⊕ PD7	● V <sub>SS</sub>	⊕ PD6	⊕ PD1	⊕ STB#	⊕ CVBS	⊕ svy	O	O D+P3	O D-P3	O D+P1	O D-P1	O VIO	● V <sub>SS</sub>	А
В	● V <sub>SS</sub>	O VIO	⊕ AD29	⊕ AD28	O REQ0#	⊕ AD23	● V <sub>SS</sub>	⑤ RD#	O WR#	● V <sub>SS</sub>	O	O RED	O VIO	AVSSCT	O		⊕ BUSY	⊕ ACK#	OVIO	⊕ SLIN#	⊕ INIT#	● V <sub>SS</sub>	O TVIOM	AV <sub>SSTV</sub>	● V <sub>SS</sub>	O TVCMP	O D+P2	O D-P2	⊕ GP10	● V <sub>SS</sub>	O VIO	В
С	⊕ AD26	AD24			⑤ GNT0#			S RMCS#		V10	⊕ IRTX	VSSCT	AVCCCT		AVSSC	T AV <sub>SSP.</sub>	2 SLCT	⊕ PD4	⊕ PD5	⊕ PD3	⊕ PD0	0 VI0	⊕ svc	O TVREF		O INTB#	AVSSUSE	⊕ GP9	VIO	⊕ GP7	⊕ GP8	С
D	AD21				⊕ AD31	⑤ PCK1	V <sub>SS</sub>	O FRM#	⊕ IOR#	⊕ GP1	TRDE#	V <sub>CCCT</sub>	V <sub>SS</sub>	V <sub>10</sub>	AVCCCT	VREF	₽E	OVIO	V <sub>SS</sub>	⊕ PD2	⊕ ERR#	⊕ AFD#	AV <sub>CCTV</sub>	CVBS	V <sub>SS</sub>	INTA#	AV <sub>CCUSE</sub>	GP6	SOUT	OTDP		D
E F	⊕ AD16 ⊕	AD19	⊕ AD18 ⊕	DVSL#		г																				_					С	E F
G		IRDY#	CBE2#																									O TMS			О VPCКI О	G
н	0	# V <sub>SS</sub>	V <sub>I0</sub>	v <sub>ss</sub> ⊕																								v <sub>ss</sub> O	V <sub>IO</sub> O VPD5		VPD7	н
J	Ð	PRR#	LOCK#	CBE3#																									VPD5 O VPD1		VPD3 GP39	J
к	AD13 AD13 AD13	$\bigcirc$	•	AD14							Δ		Л	D	(	3	2	7	16	٦٦	ΓΝ							GP38	VID	•	GP39 GP37	К
L	CBE0	# AD9	⊕ AD10																									Ð	⊕ GP35	$\oplus$	GP33	L
Μ	● V <sub>SS</sub>	⊕ AD7	O VIO	⊕ AD8																								⊕ GP32	⊕ GP13	O VIO	● V <sub>SS</sub>	М
Ν	⊕ AD3	⊕ AD6	⊕ AD5	● V <sub>SS</sub>									V <sub>CORE</sub>	V <sub>CORE</sub>	V <sub>SS</sub>	● V <sub>SS</sub>	● V <sub>SS</sub>	V <sub>CORE</sub>	V <sub>CORE</sub>									• V <sub>SS</sub>	⊕ GP12	⊕ AB1D	⊕ AB1C	Ν
P	⊕ AD4	⊕ ICS1#	⊕ AD1	V <sub>CORE</sub>									VCORE	VCORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	VCORE	V <sub>CORE</sub>									V <sub>CORE</sub>	SDO	SYNC	ACCK	P
R T	V <sub>SS</sub>	V <sub>SS</sub>	v <sub>ss</sub>	v <sub>ss</sub>									V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>									V <sub>SS</sub>	v <sub>ss</sub>	V <sub>SS</sub>	V <sub>SS</sub>	R T
U													V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>									VCORE	VCORE	VCORE	VCORE	U U
v	AD0	IAD2 ⊕	AD2	VCORE									V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>									•		≠ вітск ⊕	θI	v
W	$\bigcirc$			Ð										$\bigcirc$		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CORE</sub>	$\bigcirc$										SDCK3 O SDCK1		GP16	W
Y			IDAT12										V <sub>CORE</sub>	VCORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CORE</sub>	V <sub>CORE</sub>									MD57 MD58	MD59	V <sub>SS</sub> O MD60	V <sub>IO</sub> O MD56	Y
AA	⊕ IRST#	$\oplus$	DAT6	Ð						Ç	5(	<u>,</u>	12	)(	)(	)/:	S	С	1	2		1							O MD61		O MD63	AA
AB	⊕ IDAT4		10	⊕ IDAT3								_										•						O MD24	OVIO		O DQM7	AB
AC	⊕ IDAT1		DATO									F	זכ	<b>C</b>	C	e	S	S	0	r								MD25	O MD26	MD27		AC
AD AE			# IADO I		ŧ								-	-	-	-	-	-	-	-								MD52	MD29	MD30	MD31	AD AE
AE	IAD1 ⊕	v <sub>ss</sub> ⊕	V <sub>IO</sub> S	V <sub>SS</sub>									(	T	op	) \	/ie	en	/)									v <sub>ss</sub>	V <sub>I0</sub>	õ	MD28	AE
AG	IRQ14 GP18	ICS0#	SOUT1	OVRCL O TEST1	IR#								•		•				/										MD49 O DQM6	MD54	MD53	AG
AH			X27I O TEST0	$\bigcirc$	O PBTN#	O	•	О СК32		O MD3	O MD5	O WEA#	•	O	O MA1	O MD34	O MD27	O	•	O MD41	O MA9	O MA8	O DQM1	O MD13	•	O MA11			DQM6 O MD48		MD55 O MD51	AH
AJ			0	Õ	ONCT#	0		GP11	O MD0			CASA#		V <sub>IO</sub> O MA10			MD37 MD36	V <sub>10</sub> O MD47					O MA6	MA3		0	O SDCKI	0	$\odot$	0	MD31 MD17	AJ
AK	O VIO	۲	AV <sub>SSP3</sub>	0	0	0	•	⊕ IRRX1	0	● V <sub>SS</sub>	Ο	O RASA#	$\bigcirc$	O BA1	O MA2	$\bigcirc$	O MD35	0	$\bigcirc$	O MD43	0	● V <sub>SS</sub>	O MA5	O MD15	● V <sub>SS</sub>	0	O MD12 \$	0	Õ	• V <sub>SS</sub>	O VIO	AK
AL	V <sub>SS</sub>	0 V <sub>10</sub>	Õ	O LED#	$\mathop{O}_{V_{SB}}$	0	Ő	O SDATI2	0	0	O DQM0	0	Ŭ V <sub>SS</sub>	O MA0	O DQM4	● V <sub>SS</sub>	O MD38	0	Ő	0	0	Ö CKEA	O MA7	O MA4	Õ MD8	O MD10	0	0	O MD23	Ŭ V <sub>IO</sub>	€ V <sub>SS</sub>	AL
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
	No	te:						ve b	een	abl	ore	/iate	ed in	ı thi	s fig	jure	due	e to	spa	ice o	cons	strai	ints.									
				-	ND WR																											
			\$	= S1	trap	Op	tion	Bal	1																							
			⊕ :	= M	ultip	blexe	ed E	Ball																								

Figure 3-2. BGU481 Ball Assignment Diagram

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
A1	V <sub>SS</sub>	GND				A18 <sup>6, 2</sup>	PD7	I/O	IN <sub>T</sub> ,	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and
A2	V <sub>IO</sub>	PWR							O <sub>14/14</sub>		$(PMR[27] = 0 and FPCI_MON = 0)$
A3	AD30	1/0	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed		TFTD13	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)
	D6	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>				F_AD7	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and
A4	PCICLK0	0	O <sub>PCI</sub>	V <sub>IO</sub>							(PMR[27] = 1 or FPCI_MON = 1)
	FPCI_MON	I (PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3- 4 on page 44.)	A19	V <sub>SS</sub>	GND			
A5	REQ1#	l (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>		A20 <sup>6, 2</sup>	PD6	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and ( $PMR[27] = 0$ and $FPCI_MON = 0$ )
A6	PCIRST#	0	O <sub>PCI</sub>	V <sub>IO</sub>			TFTD1	0	0 <sub>1/4</sub>		$(PMR[23]^3 = 1 and$
A7	PCICLK	I	IN <sub>T</sub>	V <sub>IO</sub>							PMR[15] = 0) and
A8	IOW#	0	O <sub>3/5</sub>	V <sub>IO</sub>	PMR[21] = 0 and PMR[2] = 0			_			(PMR[27] = 0 and FPCI_MON = 0
	DOCW#	0	O <sub>3/5</sub>		PMR[21] = 0 and PMR[2] = 1		VOPD0	0	0 <sub>1/4</sub>		$(PMR[23]^3 = 1 and PMR[15] = 1) and (PMR[27] = 0 and )$
	GPIO15	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>3/5</sub>		PMR[21] = 1 and PMR[2] = 1		F_AD6	0	O <sub>14/14</sub>	-	FPCI_MON = 0)
A9	GPIO20	I/O (PU <sub>22.5</sub> )	IN <sub>T</sub> , O <sub>3/5</sub>	V <sub>IO</sub>	(PMR[23] <sup>3</sup> = 0 and PMR[7] = 0) or		1_100	0	014/14		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
					$(PMR[23]^3 = 1 and PMR[15] = 1 and PMR[7] = 0)$	A21 <sup>6, 2</sup>	PD1	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)
	DOCCS#	0 (PU <sub>22.5</sub> )	O <sub>3/5</sub>		$(PMR[23]^3 = 0 \text{ and} PMR[7] = 1) \text{ or} (PMR[23]^3 = 1 \text{ and} PMR[15] = 1 \text{ and} PMR[15] = 1 \text{ and} $		TFTD7	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and (PMR[27] = 0 and FPCI_MON = 0)
	TFTD0	0 (PU <sub>22.5</sub> )	O <sub>1/4</sub>		PMR[7] = 1) $PMR[23]^3 = 1 and$ PMR[15] = 0		VOPD6	Ο	0 <sub>1/4</sub>		$(PMR[23]^3 = 1 and PMR[15] = 1) and (PMR[27] = 0 and [PMR[27] = 0 and [P$
A10	GPIO17	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>3/5</sub>	V <sub>IO</sub>	$(PMR[23]^3 = 0 \text{ and} PMR[5] = 0) \text{ or} (PMR[23]^3 = 1 \text{ and} PMR[15] = 1 \text{ and} $		F_AD1	0	O <sub>14/14</sub>		FPCI_MON = 0) PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
	IOCS0#	0	O <sub>3/5</sub>		PMR[5] = 0) (PMR[23] <sup>3</sup> = 0 and	A22 <sup>6, 2</sup>	STB#/WRITE#	0	O <sub>14/14</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and $(PMR[27] = 0$ and $CPMR[27] = 0$ and $CPR[27] = 0$ and $CPR[27] = 0$
		(PU <sub>22.5</sub> )			PMR[5] = 1) or ( $PMR[23]^3 = 1 and$ PMR[15] = 1 and PMR[5] = 1)		TFTD17	0	O <sup>1/4</sup>	-	$FPCI_MON = 0$ ) $PMR[23]^3 = 1$ and (PMR[27] = 0 and $FPCI_MON = 0$ )
	TFTDCK	0 (PU <sub>22.5</sub> )	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and PMR[15] = 0		F_FRAME#	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or
A11	HSYNC	0	O <sub>1/4</sub>	V <sub>IO</sub>							FPCI_MON = 1)
A12	AV <sub>CCCRT</sub>	PWR				A23	CVBS	0	WIRE	AV <sub>CCTV</sub>	See F4BAR0+ Memory Offset
A13	V <sub>SS</sub>	GND					Y TVG	0			C08h[4:3] bit description on
A14	GREEN	0	WIRE	AV <sub>C-</sub> CCRT							page 356.
A15	BLUE	0	WIRE	AV <sub>C-</sub> CCRT		A24	SVY TVR	0	WIRE	AV <sub>CCTV</sub>	See F4BAR0+ Memory Offset C08h[4:3] bit
A16	V <sub>SS</sub>	GND					Cb	0			description on
A17	V <sub>PLL2</sub>	PWR					CVBS	0			page 356.
	1 LLE	1	1		I]	A25	TVRSET	I	WIRE	AV <sub>CCTV</sub>	
						A26 <sup>6</sup>	DPOS_PORT3	I/O	IN <sub>USB</sub> , O <sub>USB</sub>	AV <sub>C-</sub> CUSB	

A27<sup>6</sup>

DNEG\_PORT3

I/O

IN<sub>USB</sub>,

 $\mathsf{O}_{\mathsf{USB}}$ 

AV<sub>C-</sub> CUSB

---

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
A28 <sup>6</sup>	DPOS_PORT1	I/O	IN <sub>USB</sub> , O <sub>USB</sub>	AV <sub>C-</sub> CUSB	
A29 <sup>6</sup>	DNEG_PORT1	I/O	IN <sub>USB</sub> , O <sub>USB</sub>	AV <sub>C-</sub> CUSB	
A30	V <sub>IO</sub>	PWR			
A31	V <sub>SS</sub>	GND			
B1	V <sub>SS</sub>	GND			
B2	V <sub>IO</sub>	PWR			
B3	AD29	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	D5	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>		
B4	AD28	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	D4	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>		
B5	REQ0#	l (PU <sub>22.5</sub> )	INPCI	V <sub>IO</sub>	
B6	AD23	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	A23	0	O <sub>PCI</sub>		
B7	V <sub>SS</sub>	GND			
B8	RD#	0	O <sub>3/5</sub>	V <sub>IO</sub>	
	CLKSEL0	I (PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3- 4 on page 44.)
B9	WR#	0	O <sub>3/5</sub>	V <sub>IO</sub>	
B10	V <sub>SS</sub>	GND			
B11	VSYNC	0	O <sub>1/4</sub>	V <sub>IO</sub>	
B12	RED	0	WIRE	AV <sub>C-</sub> CCRT	
B13	V <sub>IO</sub>	PWR			
B14	AV <sub>SSCRT</sub>	GND			
B15	SETRES	I	WIRE	AV <sub>C-</sub> CCRT	
B16	V <sub>IO</sub>	PWR			
B17 <sup>6, 2</sup>	BUSY/WAIT#	I	IN <sub>T</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)
	TFTD3	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and (PMR[27] = 0 and FPCI_MON = 0)
	VOPD2	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1) and (PMR[27] = 0 and FPCI_MON = 0)
	F_C/BE1#	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)

Ball I/O Buffer <sup>1</sup> Power												
Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration							
B18 <sup>6, 2</sup>	ACK#	I	IN <sub>T</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)							
	TFTDE	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and (PMR[27] = 0 and FPCI_MON = 0)							
	VOPCK	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1) and (PMR[27] = 0 and FPCI_MON = 0)							
	FPCICLK	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)							
B19	V <sub>IO</sub>	PWR										
B20 <sup>6,2</sup>	SLIN#/ASTRB#	0	O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)							
	TFTD16	0	0 <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)							
	F_IRDY#	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)							
B21 <sup>6,2</sup>	INIT#	0	O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)							
	TFTD5	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and (PMR[27] = 0 and FPCI_MON = 0)							
	VOPD4	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1) and (PMR[27] = 0 and FPCI_MON = 0)							
	SMI_O	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)							
B22	V <sub>SS</sub>	GND										
B23	τνιομ	0	WIRE	$AV_{CCTV}$								
B24	AV <sub>SSTV</sub>	GND										
B25	V <sub>SS</sub>	GND										
B26	TVCOMP	I	WIRE	$AV_{CCTV}$								
B27 <sup>6</sup>	DPOS_PORT2	I/O	IN <sub>USB</sub> , O <sub>USB</sub>	AV <sub>C-</sub> CUSB								
B28 <sup>6</sup>	DNEG_PORT2	I/O	IN <sub>USB</sub> , O <sub>USB</sub>	AV <sub>C-</sub> CUSB								
B29	GPIO10	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>8/8</sub>	V <sub>IO</sub>	PMR[18] = 0 and PMR[8] = 0							
	DSR2#	l (PU <sub>22.5</sub> )	IN <sub>TS</sub>		PMR[18] = 1 and PMR[8] = 0							
	IDE_IORDY1	l (PU <sub>22.5</sub> )	IN <sub>TS1</sub>		PMR[18] = 0 and PMR[8] = 1							
	SDTEST1	0 (PU <sub>22.5</sub> )	O <sub>2/5</sub>		PMR[18] = 1 and PMR[8] = 1							
B30	V <sub>SS</sub>	GND										
B31	V <sub>IO</sub>	PWR										

#### Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration			
C1	AD26	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed			
	D2	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>					
C2	AD24	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed			
	D0	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>					
C3	V <sub>IO</sub>	PWR						
C4	AD25	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed			
	D1	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>					
C5	GNT0#	0	O <sub>PCI</sub>	V <sub>IO</sub>				
	DID0	l (PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3 4 on page 44.)			
C6	GNT1#	0	O <sub>PCI</sub>	V <sub>IO</sub>				
	DID1	I (PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3 4 on page 44.)			
C7	V <sub>IO</sub>	PWR						
C8	ROMCS#	0	O <sub>3/5</sub>	V <sub>IO</sub>				
	BOOT16	I (PD <sub>100</sub> )	IN <sub>STRP</sub>	V <sub>IO</sub>	Strap (See Table 3 4 on page 44.)			
C9	GPIO19	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>3/5</sub>	V <sub>IO</sub>	PMR[9] = 0 and PMR[4] = 0			
	INTC#	l (PU <sub>22.5</sub> )	IN <sub>TS</sub>		PMR[9] = 0 and PMR[4] = 1			
	IOCHRDY	l (PU <sub>22.5</sub> )	IN <sub>TS1</sub>		PMR[9] = 1 and PMR[4] = 1			
C10	V <sub>IO</sub>	PWR						
C11	IRTX	0	O <sub>8/8</sub>	V <sub>IO</sub>	PMR[6] = 0			
	SOUT3	0	O <sub>8/8</sub>		PMR[6] = 1			
C12	V <sub>SSCRT</sub>	GND						
C13	AV <sub>CCCRT</sub>	PWR						
C14	AV <sub>SSCRT</sub>	GND						
C15	AV <sub>SSCRT</sub>	GND						
C16	AV <sub>SSPLL2</sub>	GND						
C17 <sup>6,2</sup>	SLCT	Ι	IN <sub>T</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)			
	TFTD15	0	0 <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)			
	F_C/BE3#	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)			
C18	PD4	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)			
	TFTD10	0	0 <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)			
	F_AD4	0	O <sub>14/14</sub>		$PMR[23]^3 = 0$ and ( $PMR[27] = 1$ or $FPCI_MON = 1$ )			

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
C19 <sup>6,2</sup>	PD5	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)
	TFTD11	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)
	F_AD5	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
C20 <sup>6,2</sup>	PD3	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)
	TFTD9	0	O <sub>1/4</sub>		PMR[23] <sup>3</sup> = 1 and (PMR[27] = 0 and FPCI_MON = 0)
	F_AD3	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
C21 <sup>6,2</sup>	PD0	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 and (PMR[27] = 0 and FPCI_MON = 0)
	TFTD6	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and (PMR[27] = 0 and FPCI_MON = 0)
	VOPD5	0	0 <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1) and (PMR[27] = 0 and FPCI_MON = 0)
	F_AD0	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
C22	V <sub>IO</sub>	PWR			
C23	SVC	0	WIRE	AV <sub>CCTV</sub>	See F4BAR0+
	Cr	0			Memory Offset C08h[4:3] bit
	Cb	0			description on
	тvв	0			page 356.
	TVR	0			
C24	TVREF	I/O	WIRE	$AV_{CCTV}$	
C25	V <sub>IO</sub>	PWR			
C26	INTB#	l (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>	
C27	AV <sub>SSUSB</sub>	GND			
C28	GPIO9	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>1/4</sub>	V <sub>IO</sub>	PMR[18] = 0 and PMR[8] = 0
	DCD2#	l (PU <sub>22.5</sub> )	IN <sub>TS</sub>	-	PMR[18] = 1 and PMR[8] = 0
	IDE_IOW1#	0 (PU <sub>22.5</sub> )	O <sub>1/4</sub>	-	PMR[18] = 0 and PMR[8] = 1
	SDTEST2	0 (PU <sub>22.5</sub> )	O <sub>2/5</sub>		PMR[18] = 1 and PMR[8] = 1
C29	V <sub>IO</sub>	PWR			

AMD Geode™ SC1200/SC1201 Processor Data Book

					all Assignmer		a by Bail II				
Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	i/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
C30	GPIO7		IN <sub>TS</sub> ,	V <sub>IO</sub>	PMR[17] = 0 and PMR[8] = 0	D11	TRDE#	0	O <sub>3/5</sub>	V <sub>IO</sub>	PMR[12] = 0
	RTS2#	(PU <sub>22.5</sub> ) O (PU <sub>22.5</sub> )	O <sub>1/4</sub> O <sub>1/4</sub>		PMR[17] = 1 and PMR[8] = 0		GPIO0	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>3/5</sub>	V <sub>IO</sub>	PMR[12] = 1
	IDE DACK1#	0	0 <sub>1/4</sub>		PMR[17] = 0 and	D12	V <sub>CCCRT</sub>	PWR			
		(PU <sub>22.5</sub> )	01/4		PMR[8] = 1	D13	V <sub>SS</sub>	GND			
	SDTEST0	0 (PU <sub>22.5</sub> )	O <sub>2/5</sub>		PMR[17] = 1 and PMR[8] = 1	D14	V <sub>IO</sub>	PWR			
C31	GPIO8	(1 0 <sub>22.5</sub> )	IN <sub>TS</sub> ,	V <sub>IO</sub>	PMR[17] = 0 and	D15	AV <sub>CCCRT</sub> VREF	PWR			
		(PU <sub>22.5</sub> )	O <sub>8/8</sub>	•10	PMR[8] = 0	D16	VREF	I/O	WIRE	AV <sub>C-</sub> CCRT	
	CTS2#	l (PU <sub>22.5</sub> )	IN <sub>TS</sub>		PMR[17] = 1 and PMR[8] = 0	D17 <sup>6, 2</sup>	PE	I (PU <sub>22.5</sub>	IN <sub>T</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and $(PMR[27] = 0$ and $CPR[27] = 0$ and $CPR[27] = 0$ and $CPR[27] = 0$
	IDE_DREQ1	l (PU <sub>22.5</sub> )	IN <sub>TS1</sub>		PMR[17] = 0 and PMR[8] = 1			PD <sub>22.5</sub> )			FPCI_MON = 0) (PU/PD under soft- ware control.)
	SDTEST4	0 (PU <sub>22.5</sub> )	O <sub>2/5</sub>		PMR[17] = 1 and PMR[8] = 1		TFTD14	0	O <sub>1/4</sub>		$PMR[23]^3 = 1 and (PMR[27] = 0 and$
D1	AD21	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed		F_C/BE2#	0	0 <sub>1/4</sub>	-	$FPCI_MON = 0)$ $PMR[23]^3 = 0 and$
	A21	0	O <sub>PCI</sub>								(PMR[27] = 1 or FPCI_MON = 1)
D2	AD22	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	D18	V <sub>IO</sub>	PWR			,
	A22	0	O <sub>PCI</sub>			D19	V <sub>SS</sub>	GND			
D3	AD20	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	D20 <sup>6, 2</sup>	PD2	I/O	IN <sub>T</sub> , O <sub>14/14</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and $(PMR[27] = 0$ and $CPR[27] = 0$ and $CPR[27] = 0$ and $CPR[27] = 0$
	A20	0	O <sub>PCI</sub>				TFTD8	0	0 <sub>1/4</sub>	-	$FPCI_MON = 0)$ $(PMR[23]^3 = 1 and$
D4	AD27	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed				- 1/4		PMR[15] = 0 and PMR[27] = 0 and PMR[27] = 0 and PMR[27] = 0 and $PCI_MON = 0$
	D3	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>				VOPD7	0	0 <sub>1/4</sub>		$(PMR[23]^3 = 1 and PMR[15] = 1) and$
D5	AD31	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed					-	(PMR[27] = 0 and FPCI_MON = 0)
	D7	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>				F_AD2	0	O <sub>14/14</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
D6	PCICLK1	0	O <sub>PCI</sub>	V <sub>IO</sub>		D21 <sup>6, 2</sup>	ERR#	I	IN <sub>T</sub> , O <sub>1/4</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and
_	LPC_ROM	l (PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3- 4 on page 44.)					-	(PMR[27] = 0 and FPCI_MON = 0)
D7	V <sub>SS</sub>	GND					TFTD4	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 0) and
D8	FRAME#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>							$(PMR[27] = 0)$ and $FPCI_MON = 0)$
D9	IOR#	0	O <sub>3/5</sub>	V <sub>IO</sub>	PMR[21] = 0 and PMR[2] = 0		VOPD3	0	O <sub>1/4</sub>		(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1) and
	DOCR#	0	O <sub>3/5</sub>		PMR[21] = 0 and PMR[2] = 1						(PMR[27] = 0 and FPCI_MON = 0)
	GPIO14	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>3/5</sub>		PMR[21] = 1 and PMR[2] = 1		F_C/BE0#	0	0 <sub>1/4</sub>		PMR[23] <sup>3</sup> = 0 and (PMR[27] = 1 or FPCI_MON = 1)
D10	GPIO1	I/O (PU <sub>22.5</sub> )	IN <sub>T</sub> , O <sub>3/5</sub>	V <sub>IO</sub>	$(PMR[23]^3 = 0 \text{ and} PMR[13] = 0) \text{ or} (PMR[23]^3 = 1 \text{ and} PMR[15] = 1 \text{ and} PMR[13] = 0)$	<u> </u>	<u> </u>				
	IOCS1#	O (PU <sub>22.5</sub> )	O <sub>3/5</sub>	V <sub>IO</sub>	(PMR[23] <sup>3</sup> = 0 and PMR[13] = 1) or (PMR[23] <sup>3</sup> = 1 and PMR[15] = 1 and PMR[13] = 1)						
	TFTD12	0 (PU <sub>22.5</sub> )	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 1 and PMR[15] = 0						

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
D22 <sup>6, 2</sup>	AFD#/DSTRB#	0	O <sub>14/14</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ and $(PMR[27] = 0$ and	F1	TRDY#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	TFTD2	0	0 <sub>1/4</sub>		$FPCI\_MON = 0)$ $PMR[23]^3 = 1 and$		D13	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		
					PMR[15] = 0 and (PMR[27] = 0 and FPCI_MON = 0)	F2	IRDY#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	VOPD1	0	O <sub>1/4</sub>		$(PMR[23]^3 = 1 and PMR[15] = 1) and (PMR[27] = 0 and (PMR[27]) =$		D14	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		
	INTR_O	0	O <sub>14/14</sub>		$(PMR[27] = 0 and FPCI_MON = 0)$ PMR[23] <sup>3</sup> = 0 and	F3	C/BE2#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	0		0 14/14		(PMR[23] = 0 and (PMR[27] = 1 or FPCI_MON = 1)		D10	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		
D23	AV <sub>CCTV</sub>	PWR				F4	AD17	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed
D24	CVBS	0	WIRE	$AV_{CCTV}$	See F4BAR0+ Memory Offset				O <sub>PCI</sub>		
	Cr	0			C08h[4:3] bit	500	A17	0	O <sub>PCI</sub>	.,	
	TVB	0			description on page 356.	F28	TMS	l (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>	
D25 D26	V <sub>SS</sub> INTA#	GND	 IN <sub>PCI</sub>	 V <sub>IO</sub>		F29	TDI	I (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>	
D27	AV <sub>CCUSB</sub>	(PU <sub>22.5</sub> ) PWR				F30	GTEST	l (PD <sub>22.5</sub> )	IN <sub>T</sub>	V <sub>IO</sub>	
	GPIO6	I/O		VIO	PMR[18] = 0 and	F31	VPCKIN	I	IN <sub>T</sub>	V <sub>IO</sub>	
-	GPIO6	(PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>1/4</sub>	VIO	PMR[18] = 0 $PMR[8] = 0$	G1	STOP#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	DTR2#/BOUT2	0 (PU <sub>22.5</sub> )	O <sub>1/4</sub>		PMR[18] = 1 and PMR[8] = 0		D15	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		
	IDE_IOR1#	O (PU <sub>22.5</sub> )	O <sub>1/4</sub>		PMR[18] = 0 and PMR[8] = 1	G2	V <sub>SS</sub>	GND			
	SDTEST5	0	O <sub>2/5</sub>		PMR[18] = 1 and	G3	V <sub>IO</sub>	PWR			
Doo		(PU <sub>22.5</sub> )	0		PMR[8] = 1	G4	V <sub>SS</sub>	GND			
D29	SOUT2	0	O <sub>8/8</sub>	V <sub>IO</sub>		G28	V <sub>SS</sub>	GND			
	CLKSEL2	(PD <sub>100</sub> )	IN <sub>STRP</sub>		Strap (See Table 3- 4 on page 44.)	G29	V <sub>IO</sub>	PWR			
D30	TDP	I/O	Diode			G30	V <sub>SS</sub>	GND			
D31	TDN	I/O	WIRE	V <sub>IO</sub>		G31	VPD7	I	IN <sub>T</sub>	V <sub>IO</sub>	
E1	AD16	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	H1	SERR#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , OD <sub>PCI</sub>	V <sub>IO</sub>	
	A16	0	O <sub>PCI</sub>			H2	PERR#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	
E2	AD19	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	H3	LOCK#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	
E3	A19 AD18	0 I/O	O <sub>PCI</sub> IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed	H4	C/BE3#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	410	0	O <sub>PCI</sub>	-			D11	I/O	IN <sub>PCI</sub> ,		
-	A18	0	O <sub>PCI</sub>	V	Quele Multiplayed			(PU <sub>22.5</sub> )	O <sub>PCI</sub>		
E4	DEVSEL#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	H28	VPD6	I	$IN_T$	V <sub>IO</sub>	
	BHE#	0	O <sub>PCI</sub>			H29	VPD5	I	$IN_T$	V <sub>IO</sub>	
E28	SIN2	Ι	IN <sub>TS</sub>	V <sub>IO</sub>	PMR[28] = 0	H30	VPD4	I	$IN_T$	V <sub>IO</sub>	
	SDTEST3	0	O <sub>2/5</sub>		PMR[28] = 1	H31	VPD3	I	$IN_T$	V <sub>IO</sub>	
E29	TRST#	I (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>		J1	AD13	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
E30	TDO	0	O <sub>PCI</sub>	V <sub>IO</sub>			A13	0	O <sub>PCI</sub>		
E31	тск	I (PU <sub>22.5</sub> )	IN <sub>PCI</sub>	V <sub>IO</sub>		_			_		

	Tun	le 3-2.	Buo		all Assignment		a by Ball No			404)	
Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	i/o (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
J2	C/BE1#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	L3	AD10	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	D9	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>				A10 AD12	0	O <sub>PCI</sub>		
J3	AD15	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed	L4		I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	A15	0	O <sub>PCI</sub> O <sub>PCI</sub>				A12	0	O <sub>PCI</sub>		
J4	PAR	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	L28	GPIO36	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0 and PMR[22]^4 = 0$
	D12	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> ,				LDRQ#	Ι	IN <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$
J28	VPD2	(• 022.5/	O <sub>PCI</sub> IN <sub>T</sub>	V <sub>IO</sub>		L29	GPIO35	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> ,	V <sub>IO</sub>	$PMR[14]^4 = 0$ and
J29	VPD1		INT	V <sub>IO</sub>					O <sub>PCI</sub>		$PMR[22]^4 = 0$
J30	VPD0	1	INT	V <sub>IO</sub>			LAD3	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		$PMR[14]^4 = 1$ and $PMR[22]^4 = 1$
J31	GPIO39	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0 and PMR[22]^4 = 0$	L30	GPIO34	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0 and PMR[22]^4 = 0$
	SERIRQ	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$		LAD2	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$
K1	AD11	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	L31	GPIO33	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0$ and $PMR[22]^4 = 0$
140	A11	0	O <sub>PCI</sub>				LAD1	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		$PMR[14]^4 = 1$ and
K2	V <sub>IO</sub>	PWR				M1	V <sub>SS</sub>	GND			PMR[22] <sup>4</sup> = 1
K3 K4	V <sub>SS</sub> AD14	GND I/O	 IN <sub>PCI</sub> ,	 V <sub>IO</sub>	 Cycle Multiplexed	M2	V <sub>SS</sub> AD7	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed
114	7014	1/0	O <sub>PCI</sub>	10	Cycle Multiplexed				O <sub>PCI</sub>	- 10	- )
	A14	0	O <sub>PCI</sub>				A7	0	O <sub>PCI</sub>		
K28	GPIO38/IRRX2	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> ,	V <sub>IO</sub>	$PMR[14]^4 = 0$ and	MЗ	V <sub>IO</sub>	PWR			
		(1 022.5)	O <sub>PCI</sub>		PMR[22] <sup>4</sup> = 0. The IRRX2 input is con- nected to the input	M4	AD8	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
					path of GPIO38. There is no logic		A8	0	O <sub>PCI</sub>		
					required to enable IRRX2, just a sim-	M28	GPIO32	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0 and PMR[22]^4 = 0$
					ple connection. Hence, when GPIO38 is the		LADO	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$
					selected function, IRRX2 is also selected.	M29	GPIO13	I/O (PU <sub>22.5</sub> )	IN <sub>AB</sub> , O <sub>8/8</sub>	V <sub>IO</sub>	PMR[19] = 0
	LPCPD#	0	O <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$		AB2D	I/O (PU <sub>22.5</sub> )	IN <sub>AB</sub> , OD <sub>8</sub>	V <sub>IO</sub>	PMR[19] = 1
K29	V <sub>IO</sub>	PWR				M30	V <sub>IO</sub>	PWR			
K30	V <sub>SS</sub>	GND				M31	V <sub>SS</sub>	GND			
K31	GPIO37	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	$PMR[14]^4 = 0 and PMR[22]^4 = 0$	N1	AD3	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	LFRAME#	0	O <sub>PCI</sub>		$PMR[14]^4 = 1 and PMR[22]^4 = 1$	N2	A3 AD6	0 I/O	O <sub>PCI</sub> IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed
L1	C/BE0#	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed		A6	0	O <sub>PCI</sub>		
	D8	I/O (PU <sub>22.5</sub> )	IN <sub>PCI</sub> , O <sub>PCI</sub>			N3	AD5	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
L2	AD9	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed		A5	0	O <sub>PCI</sub>		
	A9	0	O <sub>PCI</sub>			N4	V <sub>SS</sub>	GND			
	A9	U	O <sub>PCI</sub>			N13	V <sub>CORE</sub>	PWR			
						N14	V <sub>CORE</sub>	PWR			

#### Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)

Ball	Oinn ( bi		Buffer <sup>1</sup>	Power		Ball		1/0	Buffer <sup>1</sup>	Power	0
No.	Signal Name	(PU/PD)			Configuration	No.	Signal Name	(PU/PD)			Configuration
N15	V <sub>SS</sub>	GND				R3	V <sub>SS</sub>	GND			
N16	V <sub>SS</sub>	GND				R4	V <sub>SS</sub>	GND			
N17	V <sub>SS</sub>	GND				R13	V <sub>SS</sub>	GND			
N18	V <sub>CORE</sub>	PWR				R14	V <sub>SS</sub>	GND			
N19	V <sub>CORE</sub>	PWR				R15	V <sub>SS</sub>	GND			
N28	V <sub>SS</sub>	GND				R16	V <sub>SS</sub>	GND			
N29	GPIO12	I/O (PU <sub>22.5</sub> )	IN <sub>AB</sub> , O <sub>8/8</sub>	V <sub>IO</sub>	PMR[19] = 0	R17	V <sub>SS</sub>	GND			
	AB2C	I/O	IN <sub>AB</sub> ,		PMR[19] = 1	R18	V <sub>SS</sub>	GND			
	-	(PU <sub>22.5</sub> )	OD <sub>8</sub>			R19	V <sub>SS</sub>	GND			
N30	AB1D	I/O	IN <sub>AB</sub> ,	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 or	R28	V <sub>SS</sub>	GND			
		(PU <sub>22.5</sub> )	OD <sub>8</sub>		(PMR[23] = 1 and PMR[15] = 1)	R29	V <sub>SS</sub>	GND			
	GPIO1	I/O	IN <sub>T</sub> , O <sub>3/5</sub>		PMR[23] <sup>3</sup> = 1 and PMR[15] = 0 and	R30	V <sub>SS</sub>	GND			
		(PU <sub>22.5</sub> )				R31	V <sub>SS</sub>	GND			
	10001		-		PMR[13] = 0	T1	V <sub>CORE</sub>	PWR			
	IOCS1#	0	O <sub>3/5</sub>		PMR[23] <sup>3</sup> = 1 and PMR[15] = 0 and	T2	V <sub>CORE</sub>	PWR			
					PMR[13] = 1	ТЗ	V <sub>CORE</sub>	PWR			
N31	AB1C	I/O	IN <sub>AB</sub> ,	V <sub>IO</sub>	PMR[23] <sup>3</sup> = 0 or	T4	V <sub>CORE</sub>	PWR			
		(PU <sub>22.5</sub> )	OD <sub>8</sub>		(PMR[23] = 1 and PMR[15] = 1)	T13	V <sub>SS</sub>	GND			
	GPIO20	I/O	IN <sub>T</sub> , O <sub>3/5</sub>		$PMR[23]^3 = 1$ and	T14	V <sub>SS</sub>	GND			
		(PU <sub>22.5</sub> )	11, 03/5	5	PMR[15] = 0 and	T15	V <sub>SS</sub>	GND			
					PMR[7] = 0	T16	V <sub>SS</sub>	GND			
	DOCCS#	0	O3/5		PMR[23] <sup>3</sup> = 1 and PMR[15] = 0 and	T17	V <sub>SS</sub>	GND			
					PMR[7] = 1	T18	V <sub>SS</sub>	GND			
P1	AD4	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed	T19	V <sub>SS</sub>	GND			
			O <sub>PCI</sub>			T28	V <sub>CORE</sub>	PWR			
	A4	0	O <sub>PCI</sub>			T29	V <sub>CORE</sub>	PWR			
P2	IDE_CS1#	0	0 <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	T30	V <sub>CORE</sub>	PWR			
	TFTDE	0	O <sub>1/4</sub>		PMR[24] = 1	T31	V <sub>CORE</sub>	PWR			
P3	AD1	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed	U1	AD0	I/O	IN <sub>PCI</sub> , O <sub>PCI</sub>	V <sub>IO</sub>	Cycle Multiplexed
	A1	0	O <sub>PCI</sub>				A0	0	O <sub>PCI</sub>		
P4	V <sub>CORE</sub>	PWR				U2	IDE_ADDR2	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
P13	V <sub>CORE</sub>	PWR				-	 TFTD4	0	O <sub>1/4</sub>	10	PMR[24] = 1
P14	V <sub>CORE</sub>	PWR				U3	AD2	I/O	IN <sub>PCI</sub> ,	V <sub>IO</sub>	Cycle Multiplexed
P15	V <sub>SS</sub>	GND							O <sub>PCI</sub>		
P16	V <sub>SS</sub>	GND					A2	0	O <sub>PCI</sub>		
P17	V <sub>SS</sub>	GND				U4	V <sub>CORE</sub>	PWR			
P18	V <sub>CORE</sub>	PWR				U13	V <sub>SS</sub>	GND			
P19	V <sub>CORE</sub>	PWR				U14	V <sub>SS</sub>	GND			
P28	V <sub>CORE</sub>	PWR				U15	V <sub>SS</sub>	GND			
P29	SDATA_OUT	0	O <sub>AC97</sub>	V <sub>IO</sub>		U16	V <sub>SS</sub>	GND			
	TFT_PRSNT	I (PD <sub>100</sub> )	IN <sub>STRP</sub>	V <sub>IO</sub>	Strap (See Table 3- 4 on page 44.)	U17	V <sub>SS</sub>	GND			
P30	SYNC	0	O <sub>AC97</sub>	V <sub>IO</sub>		U18	V <sub>SS</sub>	GND			
	CLKSEL3	1	IN <sub>STRP</sub>	- 10	Strap (See Table 3-	U19	V <sub>SS</sub>	GND			
		(PD <sub>100</sub> )			4 on page 44.)	U28	V <sub>CORE</sub>	PWR			
P31	AC97_CLK	0	O <sub>2/5</sub>	V <sub>IO</sub>	PMR[25] = 1	U29	AC97_RST#	0	O <sub>2/5</sub>	V <sub>IO</sub>	FPCI_MON = 0
R1	V <sub>SS</sub>	GND					F_STOP#	0	O <sub>2/5</sub>		FPCI_MON = 1
R2	V <sub>SS</sub>	GND									

AMD Geode™ SC1200/SC1201 Processor Data Book

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
U30	BIT_CLK	I	IN <sub>T</sub>	V <sub>IO</sub>	FPCI_MON = 0	W19	V <sub>CORE</sub>	PWR			
	F_TRDY#	0	O <sub>1/4</sub>		FPCI_MON = 1	W28 <sup>6</sup>	MD57	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
U31	SDATA_IN	I	IN <sub>T</sub>	V <sub>IO</sub>	FPCI_MON = 0	W29	SDCLK1	0	O <sub>2/5</sub>	V <sub>IO</sub>	
	F_GNT0#	0	O <sub>2/5</sub>		FPCI_MON = 1	W30	V <sub>SS</sub>	GND			
V1	IDE_DATA15	I/O	IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 0	W31	V <sub>IO</sub>	PWR			
			TS <sub>1/4</sub>			Y1 <sup>5</sup>	IDE_DATA10	I/O	IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 0
	TFTD7	0	0 <sub>1/4</sub>		PMR[24] = 1				TS <sub>1/4</sub>		
V2	IDE_DATA14	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	Y2 <sup>5</sup>	DDC_SCL IDE_DATA9	0 I/O	OD <sub>4</sub> IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 1 PMR[24] = 0
	TFTD17	0	O <sub>1/4</sub>		PMR[24] = 1	12	_		TS <sub>1/4</sub>	10	
V3	IDE_DATA13	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	Y3	DDC_SDA	I/O I/O	IN <sub>T</sub> , OD <sub>4</sub> IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 1 PMR[24] = 0
	TFTD15	0	O <sub>1/4</sub>		PMR[24] = 1	15		1/0	TS <sub>1/4</sub>	VIO.	1 1011 ([2+] = 0
<b>V</b> 4	V <sub>SS</sub>	GND					GPIO40	I/O	IN <sub>TS1</sub> ,		PMR[24] = 1
V13	V <sub>CORE</sub>	PWR							O <sub>1/4</sub>		
V14	V <sub>CORE</sub>	PWR				Y4	IDE_IOR0#	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
/15	V <sub>SS</sub>	GND					TFTD10	0	O <sub>1/4</sub>		PMR[24] = 1
/16	V <sub>SS</sub>	GND				Y28 <sup>6</sup>	MD58	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
/17	V <sub>SS</sub>	GND				Y29 <sup>6</sup>	MD59	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
/18	V <sub>CORE</sub>	PWR				Y30 <sup>6</sup>	MD60	I/O	$IN_T$ , $TS_{2/5}$	V <sub>IO</sub>	
/19	V <sub>CORE</sub>	PWR				Y31 <sup>6</sup>	MD56	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
/28	V <sub>SS</sub>	GND				AA1	IDE_RST#	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
<b>V</b> 29	SDCLK3	0	O <sub>2/5</sub>	V <sub>IO</sub>			TFTDCK	0	O <sub>1/4</sub>		PMR[24] = 1
/30	GXCLK	0	O <sub>2/5</sub>	V <sub>IO</sub>	$(PMR[29] = 0 and PMR[23]^3 = 0) or$	AA2	IDE_DATA7	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
					(PMR[23] <sup>3</sup> = 1 and PMR[15] = 1)		INTD#	I	IN <sub>TS</sub>		PMR[24] = 1
	FP_VDD_ON	0	O <sub>1/4</sub>		$PMR[23]^3 = 1 and PMR[15] = 0$	AA3	IDE_DATA6	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
	TEST3	0	O <sub>2/5</sub>		PMR[29] = 1 and		IRQ9	I	IN <sub>TS1</sub>		PMR[24] = 1
V31	GPIO16	I/O	IN <sub>T</sub> , O <sub>2/5</sub>	V <sub>IO</sub>	$PMR[23]^3 = 0$ PMR[0] = 0 and	AA4	IDE_DATA5	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
		(PU <sub>22.5</sub> )	1. 2.0	10	FPCI_MON = 0		CLK27M	0	O <sub>1/4</sub>		PMR[24] = 1
	PC_BEEP	0	O <sub>2/5</sub>		PMR[0] = 1 = 0 and FPCI_MON = 0	AA28	SDCLK2	0	O <sub>2/5</sub>	V <sub>IO</sub>	
	F_DEVSEL#	0	O <sub>2/5</sub>		FPCI_MON = 1	AA29 <sup>6</sup>	MD61	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
N1	V <sub>IO</sub>	PWR				AA30 <sup>6</sup>	MD62	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
N2	V <sub>SS</sub>	GND				AA31 <sup>6</sup>	MD63	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
N3	IDE_DATA12	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AB1	IDE_DATA4	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
	TFTD13	0	O <sub>1/4</sub>		PMR[24] = 1		FP_VDD_ON	0	O <sub>1/4</sub>		PMR[24] = 1
W4	IDE_DATA11	I/O	IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 0	AB2	V <sub>SS</sub>	GND			
vv4		., C	TS <sub>1/4</sub>	VIO.		AB3	V <sub>IO</sub>	PWR			
	GPIO41	I/O	IN <sub>TS1</sub> , O <sub>1/4</sub>		PMR[24] = 1	AB4	IDE_DATA3	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0
W13	V <sub>CORE</sub>	PWR					TFTD12	0	O <sub>1/4</sub>		PMR[24] = 1
N14	V <sub>CORE</sub>	PWR				AB28 <sup>6</sup>	MD24	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
W15	V <sub>SS</sub>	GND				AB29	V <sub>IO</sub>	PWR			
W16	V <sub>SS</sub>	GND				AB30	V <sub>SS</sub>	GND			
W17	V <sub>SS</sub>	GND				AB31	DQM7	0	O <sub>2/5</sub>	V <sub>IO</sub>	
W18	V <sub>CORE</sub>	PWR				L			1		L

#### Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration	Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuratio
AC1	IDE_DATA1	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AG1	GPIO18	I/O (PU <sub>22.5</sub> )	IN <sub>TS</sub> , O <sub>8/8</sub>	V <sub>IO</sub>	PMR[16] = 0
	TFTD16	0	0 <sub>1/4</sub>		PMR[24] = 1		DTR1#/BOUT1	0 (PU <sub>22.5</sub> )	O <sub>8/8</sub>		PMR[16] =1
AC2	IDE_DATA2	I/O	IN <sub>TS1</sub> , TS <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AG2	SIN1	(F0 <sub>22.5</sub> )	IN <sub>TS</sub>	V <sub>IO</sub>	
	TFTD14	0	O <sub>1/4</sub>		PMR[24] = 1	AG3	X27I		WIRE	V <sub>IO</sub>	
AC3	IDE_DATA0	1/0	IN <sub>TS1</sub> ,	V <sub>IO</sub>	PMR[24] = 0	AG4	TEST1	0	O <sub>2/5</sub>	V <sub>IO</sub>	PMR[29] = 1
A00			TS <sub>1/4</sub>	۷IO		744	PLL6B	I/O	IN <sub>TS</sub> ,	•10	PMR[29] = 0
	TFTD6	0	0 <sub>1/4</sub>	.,	PMR[24] = 1		MD21	I/O	TS <sub>2/5</sub>	V	
AC4	IDE_DREQ0		IN <sub>TS1</sub>	V <sub>IO</sub>	PMR[24] = 0	AG28 <sup>6</sup>			IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
	TFTD8	0	0 <sub>1/4</sub>	.,	PMR[24] = 1	AG29	DQM6	0	O <sub>2/5</sub>	V <sub>IO</sub>	
AC28 <sup>6</sup>	MD25	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AG30	DQM2	0	O <sub>2/5</sub>	V <sub>IO</sub>	
AC29 <sup>6</sup>	MD26	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AG31 <sup>6</sup>	MD55	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AC30 <sup>6</sup>	MD27	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH1	POWER_EN	0	0 <sub>1/4</sub>	V <sub>IO</sub>	
AC31	DQM3	0	O <sub>2/5</sub>	V <sub>IO</sub>		AH2	X27O	0	WIRE	V <sub>IO</sub>	
AD1	IDE_IORDY0	I	IN <sub>TS1</sub>	V <sub>IO</sub>	PMR[24] = 0	AH3	TEST0	0	O <sub>2/5</sub>	V <sub>IO</sub>	PMR[29] = 1
	TFTD11	0	O <sub>1/4</sub>		PMR[24] = 1		PLL2B	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>		PMR[29] = 0
AD2	IDE_IOW0#	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AH4	V <sub>IO</sub>	PWR			
	TFTD9	0	O <sub>1/4</sub>		PMR[24] = 1	AH5	PWRBTN#	I (PU <sub>100</sub> )	IN <sub>BTN</sub>	$V_{SB}$	
AD3	IDE_ADDR0	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AH6	GPWIO0	(1 0100) I/O	IN <sub>TS</sub> ,	V <sub>SB</sub>	
	TFTD3	0	O <sub>1/4</sub>		PMR[24] = 1	/ 10		(PU <sub>100</sub> )	TS <sub>2/14</sub>	• 58	
AD4	IDE_DACK0#	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AH7	V <sub>SS</sub>	GND			
	TFTD0	0	O <sub>1/4</sub>		PMR[24] = 1	AH8	CLK32	0	O <sub>2/5</sub>	V <sub>SB</sub>	
AD28 <sup>6</sup>	MD52	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH9	POR#	I	IN <sub>TS</sub>	V <sub>IO</sub>	
AD29 <sup>6</sup>	MD29	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH10 <sup>6</sup>	MD3	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AD30 <sup>6</sup>	MD30	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH11 <sup>6</sup>	MD5	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AD31 <sup>6</sup>	MD31	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH12	WEA#	0	O <sub>2/5</sub>	VIO	
AE1	IDE_ADDR1	0	O <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0	AH13	V <sub>SS</sub>	GND			
	TFTD2	0	O <sub>1/4</sub>	.0	PMR[24] = 1	AH14	V <sub>IO</sub>	PWR			
AE2	V <sub>SS</sub>	GND				AH15	MA1	0	O <sub>2/5</sub>	VIO	
AE3	V <sub>IO</sub>	PWR				AH16 <sup>6</sup>	MD34	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>		
AE4	V <sub>SS</sub>	GND				AH17 <sup>6</sup>	MD37		IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AE28	V <sub>SS</sub>	GND				AH18	V <sub>IO</sub>	PWR			
AE29	V <sub>IO</sub>	PWR				AH19	V <sub>SS</sub>	GND			
AE30	V <sub>SS</sub>	GND				AH20 <sup>6</sup>	VSS MD41	1/0	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AE31 <sup>6</sup>	MD28	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH20° AH21	MA9	0	O <sub>2/5</sub>	V <sub>IO</sub>	
AF1	IRQ14	1	IN <sub>TS1</sub>	VIO	PMR[24] = 0	AH21 AH22	MA8	0		V <sub>IO</sub>	
	TFTD1	0	O <sub>1/4</sub>	10	PMR[24] = 1	AH22	DQM1	0	O <sub>2/5</sub> O <sub>2/5</sub>	V <sub>IO</sub>	
AF2	IDE_CS0#	0	0 <sub>1/4</sub>	V <sub>IO</sub>	PMR[24] = 0		MD13	1/0	0 <sub>2/5</sub> IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
	TFTD5	0	0 <sub>1/4</sub>	- 10	PMR[24] = 1	AH24 <sup>6</sup>				-	
AF3	SOUT1	0	O <sub>1/4</sub>	V <sub>IO</sub>		AH25	V <sub>SS</sub>	GND			1
	CLKSEL1	1	IN <sub>STRP</sub>	-10	Strap (See Table 3-	AH26	MA11	0	O <sub>2/5</sub>	V <sub>IO</sub>	
		(PD <sub>100</sub> )			4 on page 44.)	AH27	CS1#	0	0 <sub>2/5</sub>	V <sub>IO</sub>	
AF4	OVER_CUR#	I	IN <sub>TS</sub>	V <sub>IO</sub>		AH28 <sup>6</sup>	MD18	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AF28 <sup>6</sup>	MD50	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH29 <sup>6</sup>	MD48	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AF29 <sup>6</sup>	MD49	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AH30 <sup>6</sup>	MD20	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AFZ9						AH31 <sup>6</sup>	MD51	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	VIO	

AMD Geode™ SC1200/SC1201 Processor Data Book

#### Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)

		ble 3-2.				-		ent - Sorted by Ball Nu	-	¬	
all o.	Signal Name	i/o (PU/PD)		Power Rail	Configuration		Ball No.			No. Signal Name (PU/PD) Type	No. Signal Name (PU/PD) Type Rail
1	TEST2	0	O <sub>2/5</sub>	V <sub>IO</sub>	PMR[29] = 1		АК9 <sup>6</sup>	AK9 <sup>6</sup> MD1	AK9 <sup>6</sup> MD1 I/O	AK9 <sup>6</sup> MD1 I/O IN <sub>T</sub> , TS <sub>2/5</sub>	AK9 <sup>6</sup> MD1 I/O IN <sub>T</sub> , TS <sub>2/5</sub> V <sub>IO</sub>
	PLL5B	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>		PMR[29] = 0		AK10	88			
J2	X32I	I	WIRE	V <sub>BAT</sub>		AK	(11 <sup>6</sup>	11 <sup>6</sup> MD7	11 <sup>6</sup> MD7 I/O	1, 2/3	1, 2,3 10
3	X32O	0	WIRE	V <sub>BAT</sub>		AK12		RASA#	RASA# O	RASA# O O <sub>2/5</sub>	RASA# O O <sub>2/5</sub> V <sub>IO</sub>
4	V <sub>PLL3</sub>	PWR				AK13	'	V <sub>IO</sub>	V <sub>IO</sub> PWR	V <sub>IO</sub> PWR	V <sub>IO</sub> PWR
J5 <sup>6, 2</sup>	ONCTL#	0	OD <sub>14</sub>	$V_{SB}$		AK14	BA1			2/5	2/3 10
6	GPWIO2	I/O (PU <sub>100</sub> )	IN <sub>TS</sub> , TS <sub>2/14</sub>	$V_{SB}$		AK15	MA2		0	2/0	
J7	V <sub>IO</sub>	PWR				AK16	V <sub>IO</sub>		PWR		
J8	GPIO11	I/O	IN <sub>TS</sub> , O <sub>8/</sub>	VIO	PMR[18] = 0 and	AK17 <sup>6</sup>	MD35		I/O	1. 218	
		(PU <sub>22.5</sub> )	8	•10	PMR[8] = 0	AK18 <sup>6</sup>	MD46		I/O	1, 2,3	
	RI2#		IN <sub>TS</sub>		PMR[18] = 1 and	AK19	V <sub>IO</sub>		PWR		
	IRQ15	(PU <sub>22.5</sub> )	INI		PMR[8] = 0 PMR[18] = 0 and	AK20 <sup>6</sup>	MD43		I/O	I/O IN <sub>T</sub> , TS <sub>2/5</sub>	I/O IN <sub>T</sub> , TS <sub>2/5</sub> V <sub>IO</sub>
	INUID	(PU <sub>22.5</sub> )	IN <sub>TS1</sub>		PMR[8] = 1	AK21	DQM5		0	2/0	2/0 10
J9 <sup>6</sup>	MD0	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AK22	V <sub>SS</sub>	GN	ID	ID	
J10	V <sub>IO</sub>	PWR				AK23	MA5	0		O <sub>2/5</sub>	
J11 <sup>6</sup>	MD6	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AK24 <sup>6</sup>	MD15	I/O		IN <sub>T</sub> , TS <sub>2/5</sub>	IN <sub>T</sub> , TS <sub>2/5</sub> V <sub>IO</sub>
J12	CASA#	0	O <sub>2/5</sub>	V <sub>IO</sub>		AK25	V <sub>SS</sub>	GND			
J13	BA0	0	O <sub>2/5</sub>	VIO		AK26 <sup>6</sup>	MD14	I/O		IN <sub>T</sub> , TS <sub>2/5</sub>	
J14	MA10	0	O <sub>2/5</sub>	VIO		AK27 <sup>6</sup>	MD12	I/O		IN <sub>T</sub> , TS <sub>2/5</sub>	
J15 <sup>6</sup>	MD32	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	VIO		AK28	SDCLK_OUT	0		O <sub>2/5</sub>	
J16 <sup>6</sup>	MD33	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AK29 <sup>6</sup>	MD16	I/O		$IN_T$ , $TS_{2/5}$	IN <sub>T</sub> , TS <sub>2/5</sub> V <sub>IO</sub>
AJ17 <sup>6</sup>	MD36	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	VIO		AK30	V <sub>SS</sub>	GND			
AJ18 <sup>6</sup>	MD47	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AK31	V <sub>IO</sub>	PWR			
AJ19 <sup>6</sup>	MD45	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AL1	V <sub>SS</sub>	GND			
AJ20 <sup>6</sup>	MD42	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AL2	V <sub>IO</sub>	PWR			
4J20*	SDCLK0	0	O <sub>2/5</sub>	V <sub>IO</sub>		AL3	V <sub>BAT</sub>	PWR			
AJ22	V <sub>IO</sub>	PWR				AL4	LED#	0		OD <sub>14</sub>	OD <sub>14</sub> V <sub>SB</sub>
AJ23	MA6	0	O <sub>2/5</sub>	V <sub>IO</sub>		AL5	V <sub>SB</sub>	PWR			
AJ24	MA3	0	O <sub>2/5</sub>	VIO		AL6	V <sub>SBL</sub>	PWR			
AJ25	V <sub>IO</sub>	PWR					PWRCNT2	0		D <sup>14</sup>	
AJ26 <sup>6</sup>	MD11		IN <sub>T</sub> , TS <sub>2/5</sub>			AL8	SDATA_IN2	I	IN <sub>T</sub>	S	s V <sub>SB</sub>
AJ27	SDCLK_IN	1	IN <sub>T</sub>	V <sub>IO</sub>		AL9 <sup>6</sup>	MD2	I/O	IN <sub>T</sub> , TS	Sale	S <sub>2/5</sub> V <sub>IO</sub>
AJ28 <sup>6</sup>	MD19	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>			AL10 <sup>6</sup>	MD4	I/O	IN <sub>T</sub> , TS		
AJ29	V <sub>IO</sub>	PWR				AL11	DQM0	0	O <sub>2/5</sub>		
AJ30 <sup>6</sup>	MD22	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	VIO		AL12	CS0#	0	0 <sub>2/</sub>		
AJ31 <sup>6</sup>	MD17	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>		AL13	V <sub>SS</sub>	GND	- 2/	-	
AK1	V <sub>IO</sub>	PWR				AL14	MA0	0	O <sub>2/</sub>		
AK2	V <sub>SS</sub>	GND				AL15	DQM4	0	O <sub>2/</sub>	-	
AK3	AV <sub>SSPLL3</sub>	GND				AL16	V <sub>SS</sub>	GND			
AK4	THRM#	1	IN <sub>TS</sub>	V <sub>SB</sub>		AL17 <sup>6</sup>	MD38	1/0	IN <sub>T</sub> , TS	30/5	
AK5	GPWIO1	I/O	IN <sub>TS</sub> ,	V <sub>SB</sub>		AL17 <sup>6</sup>	MD39	I/O	IN <sub>T</sub> , TS		
		(PU <sub>100</sub> )	TS <sub>2/14</sub>	30		AL18 AL19	V <sub>SS</sub>	GND		210	
AK6 <sup>6, 2</sup>	PWRCNT1	0	OD <sub>14</sub>	$V_{SB}$		AL20 <sup>6</sup>	MD44	1/0	IN <sub>T</sub> , TS	0/5	
AK7	V <sub>SS</sub>	GND				AL20 <sup>4</sup>	MD40	I/O	IN <sub>T</sub> , TS		
AK8	IRRX1	Ι	IN <sub>TS</sub>	$V_{SB}$	PMR[6] = 0	AL21° AL22	CKEA	0	O <sub>2/5</sub>	/5	V <sub>IO</sub>
	SIN3	I	IN <sub>TS</sub>	V <sub>IO</sub>	PMR[6] =1	AL22 AL23	MA7	0	O <sub>2/5</sub>		V <sub>IO</sub>

#### Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)

Ball No.	Signal Name	I/O (PU/PD)	Buffer <sup>1</sup> Type	Power Rail	Configuration
AL24	MA4	0	O <sub>2/5</sub>	V <sub>IO</sub>	
AL25 <sup>6</sup>	MD8	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AL26 <sup>6</sup>	MD10	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AL27 <sup>6</sup>	MD9	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AL28	MA12	0	O <sub>2/5</sub>	V <sub>IO</sub>	
AL29 <sup>6</sup>	MD23	I/O	IN <sub>T</sub> , TS <sub>2/5</sub>	V <sub>IO</sub>	
AL30	V <sub>IO</sub>	PWR			
AL31	V <sub>SS</sub>	GND			

For Buffer Type definitions, refer to Table 9-10 "Buffer Types" on page 1. 371.

IS 5V tolerant (ACK#, AFD#/DSTRB#, BUSY/WAIT#, ERR#, INIT#, PD[7:0], PE, SLCT, SLIN#/ASTRB#, STB#/WRITE#, ONCTL#, PWRCNT[2:1]). 2.

3. The TFT\_PRSNT strap determines the power-on reset (POR) state of

PMR[23]. The LPC\_ROM strap determines the power-on reset (POR) state of 4. PMR[14] and PMR[22].

May need 5V tolerant protection at system level (DDC\_SCL, 5. DDC\_SDA).

Is back-drive protected (MD[63:0], DPOS\_PORT1, DNEG\_PORT1, 6. DPOS\_PORT2, DNEG\_PORT2, DPOS\_PORT3, DNEG\_PORT3, ACK#, AFD#/DSTRB#, BUSY/WAIT#, ERR#, INIT#, PD[7:0], PE, SLCT, SLIN#/ASTRB#, STB#/WRITE#, ONCTL#, PWRCNT[2:1]).

#### Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name

181	Die 3-3. BGU481
Signal Name	Ball No.
A0	U1
A1	P3
A2	U3
A3	N1
A4	P1
A5	N3
A6	N2
A7	M2
A8	M4
A9	L2
A10	L3
A11	K1
A12	L4
A13	J1
A14	K4
A15	J3
A16	E1
A17	F4
A18	E3
A19	E2
A20	D3
A21	D1
A22	D2
A23	B6
AB1C	N31
AB1D	N30
AB2C	N29
AB2D	M29
AC97_CLK	P31
AC97_RST#	U29
ACK#	B18
AD0	U1
AD1	P3
AD2	U3
AD3	N1
AD4	P1
AD4 AD5	N3
AD6	N2
AD0 AD7	M2
AD7 AD8	M2 M4
AD9	L2
AD9 AD10	L2 L3
AD10	K1
AD12	L4
AD12 AD13	1
AD13 AD14	J1 K4
AD15	J3
AD16	E1
AD17	F4

Signal Name	Ball No.
AD18	E3
AD19	E2
AD20	D3
AD21	D1
AD22	D2
AD23	B6
AD24	C2
AD25	C4
AD26	C1
AD27	D4
AD28	B4
AD29	B3
AD30	A3
AD31	D5
AFD#/DSTRB#	D22
AV <sub>CCCRT</sub>	A12, C13, D15
AV <sub>CCTV</sub>	D23
AV <sub>CCUSB</sub>	D27
AV <sub>SSCRT</sub>	B14, C14, C15
AV <sub>SSPLL2</sub>	C16
	AK3
AV <sub>SSPLL3</sub>	
AV <sub>SSTV</sub>	B24
AV <sub>SSUSB</sub>	C27
BA0	AJ13
BA1	AK14
BHE#	E4
BIT_CLK	U30
BLUE	A15
BOOT16	C8
BUSY/WAIT#	B17
C/BE0#	L1
C/BE1#	J2
C/BE2#	F3
C/BE3#	H4
CASA#	AJ12
Cb	A24, C23
CKEA	AL22
CLK27M	AA4
CLK32	AH8
CLKSEL0	B8
CLKSEL1	AF3
CLKSEL2	D29
CLKSEL3	P30
Cr	C23, D24
CS0#	AL12
CS1#	AH27
CTS2#	C31
CVBS	A23, A24, D24

Signal Name	Ball No.
D0	C2
D1	C4
D2	C1
D3	D4
D4	B4
D5	B3
D6	A3
D7	D5
D8	L1
D9	J2
D10	F3
D11	H4
D12	J4
D13	F1
D14	F2
D15	G1
DCD2#	C28
DDC_SCL	Y1
DDC_SDA	Y2
 DEVSEL#	E4
DID0	C5
DID1	C6
DNEG_PORT1	A29
DNEG_PORT2	B28
DNEG_PORT3	A27
DOCCS#	A9, N31
DOCR#	D9
DOCW#	A8
DPOS PORT1	A28
DPOS_PORT2	B27
 DPOS_PORT3	A26
DQM0	AL11
DQM1	AH23
DQM2	AG30
DQM3	AC31
DQM4	AL15
DQM5	AK21
DQM6	AG29
DQM7	AB31
DSR2#	B29
DTR1#/BOUT1	AG1
DTR2#/BOUT2	D28
ERR#	D21
F_AD0	C21
	A21
 F_AD2	D20
F_AD3	C20
 F_AD4	C18
 F_AD5	C19
	1

Signal	Definitions
--------	-------------

Table 3-3.	BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued)
------------	---

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
		•			
F_AD6	A20	GTEST	F30	IRQ15	AJ8
F_AD7	A18	GXCLK	V30	IRRX1	AK8
F_C/BE0#	D21	HSYNC	A11	IRTX	C11
F_C/BE1#	B17	IDE_ADDR0	AD3	LADO	M28
F_C/BE2#	D17	IDE_ADDR1	AE1	LAD1	L31
F_C/BE3#	C17	IDE_ADDR2	U2	LAD2	L30
F_DEVSEL#	V31	IDE_CS0#	AF2	LAD3	L29
F_FRAME#	A22	IDE_CS1#	P2	LDRQ#	L28
F_GNT0#	U31	IDE_DACK0#	AD4	LED#	AL4
F_IRDY#	B20	IDE_DACK1#	C30	LFRAME#	K31
F_STOP#	U29	IDE_DATA0	AC3	LOCK#	H3
F_TRDY#	U30	IDE_DATA1	AC1	LPC_ROM	D6
FP_VDD_ON	V30, AB1	IDE_DATA2	AC2	LPCPD#	K28
FPCI_MON	A4	IDE_DATA3	AB4	MA0	AL14
FPCICLK	B18	IDE_DATA4	AB1	MA1	AH15
FRAME#	D8	IDE_DATA5	AA4	MA2	AK15
GNT0#	C5	IDE_DATA6	AA3	MA3	AJ24
GNT1#	C6	IDE_DATA7	AA2	MA4	AL24
GPIO0	D11	IDE_DATA8	Y3	MA5	AK23
GPIO1	D10, N30	IDE_DATA9	Y2	MA6	AJ23
GPIO6	D28	IDE_DATA10	Y1	MA7	AL23
GPIO7	C30	IDE_DATA11	W4	MA8	AH22
GPIO8	C31	IDE_DATA12	W3	MA9	AH21
GPIO9	C28	IDE_DATA13	V3	MA10	AJ14
GPIO10	B29	IDE_DATA14	V2	MA11	AH26
GPIO11	AJ8	IDE_DATA15	V1	MA12	AL28
GPIO12	N29	IDE_DREQ0	AC4	MD0	AJ9
GPIO13	M29	IDE_DREQ1	C31	MD1	AK9
GPIO14	D9	IDE_IOR0#	Y4	MD2	AL9
GPIO15	A8	IDE_IOR1#	D28	MD3	AH10
GPIO16	V31	IDE_IORDY0	AD1	MD4	AL10
GPIO17	A10	IDE_IORDY1	B29	MD5	AH11
GPIO18	AG1	IDE_IOW0#	AD2	MD6	AJ11
GPIO19	C9	IDE_IOW1#	C28	MD7	AK11
GPIO20	A9, N31	IDE_RST#	AA1	MD8	AL25
GPIO32	M28	INIT#	B21	MD9	AL27
GPIO33	L31	INTA#	D26	MD10	AL26
GPIO34	L30	INTB#	C26	MD11	AJ26
GPIO35	L29	INTC#	C9	MD12	AK27
GPIO36	L28	INTD#	AA2	MD13	AH24
GPIO37	K31	INTR_O	D22	MD14	AK26
GPIO38/IRRX2	K28	IOCHRDY	C9	MD15	AK24
GPIO39	J31	IOCS0#	A10	MD16	AK29
GPIO40	Y3	IOCS1#	D10, N30	MD17	AJ31
GPIO41	W4	IOR#	D9	MD18	AH28
GPWIO0	AH6	IOW#	A8	MD19	AJ28
GPWIO1	AK5	IRDY#	F2	MD20	AH30
GPWIO2	AJ6	IRQ9	AA3	MD21	AG28
GREEN	A14	IRQ14	AF1	MD22	AJ30
		L	-	4 L	•

32579B

# Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued)

Signal Name	Ball No.	Signal Name
D23	AL29	PD0
024	AB28	PD1
ID25	AC28	PD2
ID26	AC29	PD3
ID27	AC30	PD4
/ID28	AE31	PD5
MD29	AD29	PD6
MD30	AD30	PD7
MD31	AD31	PE
/ID32	AJ15	PERR#
MD33	AJ16	PLL2B
MD34	AH16	PLL5B
/ID35	AK17	PLL6B
/ID36	AJ17	POR#
MD37	AH17	POWER_EN
/D38	AL17	PWRBTN#
/D39	AL18	PWRCNT1
1D40	AL21	PWRCNT2
MD41	AH20	RASA#
/D42	AJ20	RD#
/ID43	AK20	RED
//D44	AL20	REQ0#
MD45	AJ19	REQ1#
MD46	AK18	RI2#
MD47	AJ18	ROMCS#
ID48	AH29	RTS2#
1D49	AF29	SDATA_IN
1D50	AF28	SDATA_IN2
/ID51	AH31	SDATA_OUT
/ID52	AD28	SDCLK_IN
MD53	AF31	SDCLK_OUT
MD54	AF30	SDCLK0
/D55	AG31	SDCLK1
/ID56	Y31	SDCLK2
MD57	W28	SDCLK3
/D58	Y28	SDTEST0
/ID59	Y29	SDTEST1
MD60	Y30	SDTEST2
MD61	AA29	SDTEST3
/ID62	AA30	SDTEST4
MD63	AA31	SDTEST5
ONCTL#	AJ5	SERIRQ
VER_CUR#	AF4	SERR#
PAR	J4	SETRES
PC_BEEP	V31	SIN1
PCICLK	A7	SIN2
PCICLK0	A4	SIN3
PCICLK1	D6	SLCT
PCIRST#	A6	SLIN#/ASTRB#

Signal Name (Continued)					
Signal Name	Ball No.				
SMI_O	B21				
SOUT1	AF3				
SOUT2	D29				
SOUT3	C11				
STB#/WRITE#	A22				
STOP#	G1				
SVC	C23				
SVY	A24				
SYNC	P30				
ТСК	E31				
TDI	F29				
TDN	D31				
TDO	E30				
TDP	D30				
TEST0	AH3				
TEST1	AG4				
TEST2	AJ1				
TEST3	V30				
TFT_PRSNT	P29				
TFTD0	A9, AD4				
TFTD1	A20, AF1				
TFTD2	D22, AE1				
TFTD3	B17, AD3				
TFTD4	D21, U2				
TFTD5	B21, AF2				
TFTD6	C21, AC3				
TFTD7	A21, V1				
TFTD8	D20, AC4				
TFTD9	C20, AD2				
TFTD10	C18, Y4				
TFTD11	C19, AD1				
TFTD12	D10, AB4				
TFTD13	A18, W3				
TFTD14	D17, AC2				
TFTD15	C17, V3				
TFTD16	B20, AC1				
TFTD17	A22, V2				
TFTDCK	A10, AA1				
TFTDE	B18, P2				
THRM#	AK4				
TMS	F28				
TRDE#	D11				
TRDY#	F1				
TRST#	E29				
TVB	C23				
TVB	D24				
TVCOMP	B26				
TVG	A23				
TVIOM	B23				
L					

# Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued)

Signal Name	Ball No.
TVR	A24, C23
TVREF	C24
TVRSET	A25
V <sub>BAT</sub>	AL3
V <sub>CCCRT</sub>	D12
V <sub>CORE</sub> (Total of 28)	N13, N14, N18, N19, P4, P13, P14, P18, P19, P28, T1, T2, T3, T4, T28, T29, T30, T31, U4, U28, V13, V14, V18, V19, W13, W14, W18, W19
V <sub>IO</sub> (Total of 42)	A2, A30, B2, B13, B16, B19, B31, C3, C7, C10, C22, C25, C29, D14, D18, G3, G29, K2, K29, M3, M30, W1, W31, AB3, AB29, AE3, AE29, AH4, AH14, AH18, AJ7, AJ10, AJ22, AJ25, AJ29, AK1, AK13, AK16, AK19, AK31, AL2, AL30,
VOPCK	B18
VOPD0	A20
VOPD1	D22
VOPD2	B17
VOPD3	D21
VOPD4	B21
VOPD5	C21
VOPD6	A21
VOPD7	D20
VPCKIN	F31
VPD0	J30

Signal Name	Ball No.
VPD1	J29
VPD2	J28
VPD3	H31
VPD4	H30
VPD5	H29
VPD6	H28
VPD7	G31
VPLL2	A17
VPLL3	AJ4
VREF	D16
V <sub>SB</sub>	AL5
V <sub>SBL</sub>	AL6

Signal Name	Ball No.
V <sub>SS</sub> (Total of 91)	A1, A13, A16, A19, A31, B1, B7, B10, B22, B25, B30, D7, D13, D19, D25, G2, G4, G28, G30, K3, K30, M1, M31, N4, N15, N16, N17, N28, P15, P16, P17, R1, R2, R3, R4, R13, R14, R15, R16, R17, R18, R19, R28, R29, R30, R31, T13, T14, T15, T16, T17, T18, T19, U13, U14, U15, U16, U17, U18, U19, V4, V15, V16, V17, V28, W2, W15, W16, W17, W30, AB2, AB30, AE2, AE4, AE28, AE30, AH7, AH13, AH19, AH25, AK30, AL1, AL13, AL16, AL19, AL31
V <sub>SSCRT</sub>	C12
VSYNC	B11
WEA#	AH12
WR#	B9
X27I	AG3
X27O	AH2
X32I	AJ2
X32O	AJ3
Y	A23

#### 3.2 Strap Options

Several balls are read at power-up that set up the state of the SC1200/SC1201 processor. These balls are typically multiplexed with other functions that are outputs after the power-up sequence is complete. The SC1200/SC1201 processor must read the state of the balls at power-up and the internal PU or PD resistors do not guarantee the correct state will be read. Therefore, it is required that an external PU or PD resistor with a value of 1.5 K $\Omega$  be placed on the balls listed in Table 3-4. The value of the resistor is important to ensure that the proper state is read during the power-up sequence. If the ball is not read correctly at power-up, the SC1200/SC1201 processor may default to a state that causes it to function improperly, possibly resulting in application failure.

			Nominal	External PU/PD Strap Settings		
Strap Option	Muxed With	Ball No.	Internal PU or PD	Strap = 0 (PD)	Strap = 1 (PU)	Register References
CLKSEL0	RD#	B8			GCB+I/O Offset 1Eh[9:8] (aka CCFC register	
CLKSEL1	SOUT1	AF3	PD <sub>100</sub> CLKSEL strap options. bits [9:8]) (RO): Value programmed at r			
CLKSEL2	SOUT2	D29	PD <sub>100</sub>			CLKSEL[1:0].
CLKSEL3	SYNC	P30	PD <sub>100</sub>			GCB+I/O Offset 10h[3:0] (aka MCCM regis- ter bits [3:0]) (RO): Value programmed at reset by CLKSEL[3:0].
						GCB+I/O Offset 1Eh[3:0] (aka CCFC register bits [3:0]) (R/W, but write not recommended): Value programmed at reset by CLKSEL[3:0].
						<b>Note:</b> Values for GCB+I/O Offset 10h[3:0] and 1Eh[3:0] are not the same.
BOOT16	ROMCS#	C8	PD <sub>100</sub>	Enable boot from 8-bit ROM	Enable boot from 16-bit	GCB+I/O Offset 34h[3] (aka MCR register bit 3) (RO): Reads back strap setting.
					ROM	GCB+I/O Offset 34h[14] (R/W): Used to allow the ROMCS# width to be changed under pro- gram control.
TFT_PRSNT	SDATA_OUT	P29	PD <sub>100</sub>	TFT not muxed onto Parallel Port	TFT muxed onto Parallel Port	GCB+I/O Offset 30h[23] (aka PMR register bit 23) (R/W): Reads back strap setting.
LPC_ROM	PCICLK1	D6	PD <sub>100</sub>	Disable boot from ROM on LPC bus	Enable boot from ROM on LPC bus	F0BAR1+I/O Offset 10h[15] (R/W): Reads back strap setting and allows LPC ROM to be changed under program control.
FPCI_MON	PCICLK0	A4	PD <sub>100</sub>	Disable Fast- PCI, INTR_O,	Enable Fast- PCI, INTR_O,	GCB+I/O Offset 34h[30] (aka MCR register bit 30) (RO): Reads back strap setting.
				and SMI_O monitoring sig- nals.	and SMI_O monitoring sig- nals. (Useful during debug.)	<b>Note:</b> For normal operation, strap this signal low using a 1.5 KΩ resistor.
DID0	GNT0#	C5	PD <sub>100</sub>	Defines the syste	em-level chip ID.	GCB+I/O Offset 34h[31,29] (aka MCR regis-
DID1	GNT1#	C6	PD <sub>100</sub>			ter bits 31 and 29) (RO): Reads back strap setting.
						Note: These signals should be connected to a 1.5 KΩ PD resistor to ensure a low level at power-up.

Table	3-4	Stran	0	ptions
Iabic	J-4.	Suap		puons

Processor Specification Update document.

# 3.3 Multiplexing Configuration

The tables that follow list multiplexing options and their configurations. Certain multiplexing options may be chosen per signal; others are available only for a group of signals.

Where ever a GPIO pin is multiplexed with another function, there is an optional pull-up resistor on this pin; after system reset, the pull-up is present. This pull-up resistor can be disabled by writing Core Logic registers. The configuration is without regard to the selected ball function. The above applies to all pins multiplexed with GPIO, except GPIO12, GPIO13, and GPIO16.

		Default		Alternate
Ball No.	Signal	Configuration	Signal	Configuration
		IDE	TFT, CR	T, PCI, GPIO, System
AD3	IDE_ADDR0	PMR[24] = 0	TFTD3	PMR[24] = 1
AE1	IDE_ADDR1		TFTD2	
U2	IDE_ADDR2		TFTD4	
AC3	IDE_DATA0		TFTD6	
AC1	IDE_DATA1		TFTD16	
AC2	IDE_DATA2		TFTD14	
AB4	IDE_DATA3		TFTD12	
AB1	IDE_DATA4		FP_VDD_ON	
AA4	IDE_DATA5		CLK27M	
AA3	IDE_DATA6		IRQ9	
AA2	IDE_DATA7		INTD#	
Y3	IDE_DATA8		GPIO40	
Y2	IDE_DATA9		DDC_SDA	
Y1	IDE_DATA10		DDC_SCL	
W4	IDE_DATA11		GPIO41	
W3	IDE_DATA12		TFTD13	
V3	IDE_DATA13		TFTD15	
V2	IDE_DATA14		TFTD17	
V1	IDE_DATA15		TFTD7	
Y4	IDE_IOR0#		TFTD10	
AD1	IDE_IORDY0		TFTD11	
AC4	IDE_DREQ0		TFTD8	
AD2	IDE_IOW0#		TFTD9	
AF2	IDE_CS0#		TFTD5	
P2	IDE_CS1#		TFTDE	
AD4	IDE_DACK0#		TFTD0	
AA1	IDE_RST#		TFTDCK	
AF1	IRQ14		TFTD1	
		Sub-ISA		GPIO
D11	TRDE#	PMR[12] = 0	GPIO0	PMR[12] = 1

#### Table 3-5. Two-Signal/Group Multiplexing

AMD Geode™ SC1200/SC1201 Processor Data Book

		e 3-5. Two-Signal/Group Mul		· · · · · · · · · · · · · · · · · · ·	
		Default		Alternate	
Ball No. Signal		Configuration	Signal	Configuration	
		GPIO	ACCESS.bus		
N29	GPIO12	PMR[19] = 0	AB2C	PMR[19] = 1	
M29	GPIO13		AB2D		
		GPIO		UART	
AG1	GPIO18	PMR[16] = 0	DTR1#/BOUT1	PMR[16] = 1	
		Infrared		UART	
C11	IRTX         PMR[6] = 0           IRRX1		SOUT3	PMR[6] = 1	
AK8			SIN3		
		GPIO		LPC	
M28	GPIO32	PMR[14] = 0 and PMR[22] =	LAD0	PMR[14] = 1 and PMR[22] =	
L31	GPIO33	0	LAD1	1	
L30	GPIO34		LAD2		
L29	GPIO35		LAD3		
L28	GPIO36		LDRQ#		
K31	GPIO37		LFRAME#		
K28	GPIO38/IRRX2		LPCPD#		
J31	GPIO39		SERIRQ		
		UART		Internal Test	
E28	SIN2	PMR[28] = 0	SDTEST3	PMR[28] = 1	
		AC97	F	PCI Monitoring	
U29	AC97_RST#	FPCI_MON = 0	F_STOP#	FPCI_MON = 1	
U31	SDATA_IN		F_GNT0#		
U30	BIT_CLK		F_TRDY#		
		Internal Test		Internal Test	
AG4	PLL6B	PMR[29] = 0	TEST1	PMR[29] = 1	
AJ1	PLL5B		TEST2		
AH3	PLL2B		TEST0		

#### Table 3-5. Two-Signal/Group Multiplexing (Continued)

		Default		Alternate1	A	lternate2		
Ball No.	Signal	Configuration	Signal	Configuration	Signal	Configuration		
		Sub-ISA		Sub-ISA <sup>1</sup>		GPIO		
D9	IOR#	PMR[21] = 0 and	DOCR#	PMR[21] = 0 and	GPIO14	PMR[21] = 1 and		
A8	IOW#	PMR[2] = 0	DOCW#	PMR[2] = 1	GPIO15	PMR[2] = 1		
		GPIO		AC97	FPC	I Monitoring		
V31	GPIO16	PMR[0] = 0 and FPCI_MON = 0	PC_BEEP	PMR[0] = 1 = 0 and FPCI_MON = 0	F_DEVSEL	FPCI_MON = 1		
		GPIO		PCI <sup>2</sup>		Sub-ISA		
C9	GPIO19	PMR[9] = 0 and PMR[4] = 0	INTC#	PMR[9] = 0 and PMR[4] = 1	IOCHRDY	PMR[9] = 1 and PMR[4] = 1		
		GPIO		Sub-ISA		TFT <sup>3</sup>		
A10	GPIO17	(PMR[23] = 0 and PMR[5] = 0) or (PMR[23] = 1 and PMR[15] = 1 and PMR[5] = 0)	IOCS0#	(PMR[23] = 0 and PMR[5] = 1) or (PMR[23] = 1 and PMR[15] = 1 and PMR[5] = 1)	TFTDCK	PMR[23] = 1 and PMR[15] = 0		
A9	GPIO20	(PMR[23] = 0 and PMR[7] = 0) or (PMR[23] = 1 and PMR[15] = 1 and PMR[7] = 0)	DOCCS#	(PMR[23] = 0 and PMR[7] = 1) or (PMR[23] = 1 and PMR[15] = 1 and PMR[7] = 1)	TFTD0	PMR[23] = 1 and PMR[15] = 0		
D10	GPIO1	(PMR[23] = 0 and PMR[13] = 0) or (PMR[23] = 1 and PMR[15] = 1 and PMR[13] = 0)	IOCS1#	(PMR[23] = 0 and PMR[13] = 1) or (PMR[23] = 1 and PMR[15] = 1 and PMR[13] = 1)	TFTD12	PMR[23] = 1 and PMR[15] = 0		
	AB1			GPIO		Sub-ISA		
N31	AB1C	PMR[23] = 0 or (PMR[23] = 1 and PMR[15] = 1)	GPIO20	PMR[23] = 1 and PMR[15] = 0 and PMR[7] = 0	DOCCS#	PMR[23] = 1 and PMR[15] = 0 and PMR[7] = 1		
N30	AB1D	PMR[23] = 0 or (PMR[23] = 1 and PMR[15] = 1)	GPIO1	PMR[23] = 1 and PMR[15] = 0 and PMR[13] = 0	IOCS1#	PMR[23] = 1 and PMR[15] = 0 and PMR[13] = 1		
		GPIO		UART2	IDE2			
AJ8	GPIO11 PMR[18] = 0 and PMR[8] = 0		RI2#	PMR[18] = 1 and PMR[8] = 0	IRQ15	PMR[18] = 0 and PMR[8] = 1		
	In	ternal Test		TFT	Int	ternal Test		
V30	GXCLK	(PMR[29] = 0 and PMR[23] = 0) or (PMR[23] = 1 and PMR[15] = 1)	FP_VDD_ON	PMR[23] = 1 and PMR[15] = 0	TEST3	PMR[29] = 1 and PMR[23] = 0		

1. The combination of PMR[21] = 1 and PMR[2] = 0 is undefined and should not be used.

2. The combination of PMR[9] = 1 and PMR[4] = 0 is undefined and should not be used.

3. These TFT outputs are reset to 0 by POR# if the TFT\_PRSNT strap is pulled high or PMR[10] = 0. This relates to signals TFTD[17:0], TFTDE, TFTDCK.

Ball	I	Default	Alter	nate1	Alter	rnate2	Alte	ernate3
No.	Signal	Configuration	Signal	Configuration	Signal	Configuration	Signal	Configuration
		GPIO	UAF	RT2	IDE2		Inter	nal Test
C30	GPIO7	PMR[17] = 0 and	RTS2#	PMR[17] = 1 and	IDE_DACK1#	PMR[17] = 0 and	SDTEST0	PMR[17] = 1 and
C31	GPIO8	PMR[8] = 0	CTS2#	PMR[8] = 0	IDE_DREQ1	PMR[8] = 1	SDTEST4	PMR[8] = 1
D28	GPIO6	PMR[18] = 0 and	DTR2#/BOUT2	PMR[18] = 1 and	IDE_IOR1#	PMR[18] = 0 and	SDTEST5	PMR[18] = 1 and
C28	GPIO9	PMR[8] = 0	DCD2#	PMR[8] = 0	IDE_IOW1#	PMR[8] = 1	SDTEST2	PMR[8] = 1
B29	GPIO10		DSR2#		IDE_IORDY1		SDTEST1	
	Pai	rallel Port	TF	т	v	OP	FPCI N	Ionitoring
B18	ACK#	PMR[23] = 0	TFTDE	(PMR[23] = 1 and	VOPCK	(PMR[23] = 1 and	FPCI_CLK	PMR[23] = 0
D22	AFD#/ DSTRB#	and (PMR[27] = 0 and FPCI MON = 0)	TFTD2	PMR[15] = 0) and (PMR[27] = 0 and FPCI MON = 0)	VOPD1	PMR[15] = 1) and (PMR[27] = 0 and FPCI_MON = 0)	INTR_O	and (PMR[27] = 1 or FPCI MON = 1)
B17	BUSY/ WAIT#		TFTD3		VOPD2		F_C/BE1#	
D21	ERR#		TFTD4		VOPD3		F_C/BE0#	
B21	INIT#		TFTD5		VOPD4		SMI_O	
C21	PD0		TFTD6		VOPD5		F_AD0	
A21	PD1	1	TFTD7		VOPD6		F_AD1	
D20	PD2	1	TFTD8		VOPD7		F_AD2	
A20	PD6	1	TFTD1		VOPD0		F_AD6	
Three-	Signal/Group	Multiplexing (show	n here for interface	e clarification)				
C20	PD3	PMR[23] = 0	TFTD9	PMR[23] = 1			F_AD3	PMR[23] = 0
C18	PD4	and (PMR[27] = 0 and	TFTD10	and (PMR[27] = 0 and			F_AD4	and (PMR[27] = 1 or
C19	PD5	$FPCI_MON = 0$	TFTD11	$FPCI_MON = 0$			F_AD5	$FPCI_MON = 1$
A18	PD7	1	TFTD13				F_AD7	
D17	PE		TFTD14				F_C/BE2#	
C17	SLCT	1	TFTD15				F_C/BE3#	
B20	SLIN# /ASTRB#		TFTD16				F_IRDY	
A22	STB#/ WRITE#		TFTD17				F_FRAME#	

Table 3-7. Four-Signal/Group Multiplexing

# 3.4 Signal Descriptions

Information in the tables that follow may have duplicate information in multiple tables. Multiple references all contain identical information.

#### 3.4.1 System Interface

Signal Name	Ball No.	Туре	Description	Mux
CLKSEL1	AF3	I	Fast-PCI Clock Selects. These strap signals are used to	SOUT1
CLKSEL0	B8		set the internal Fast-PCI clock. 00 = 33.3 MHz 01 = 48 MHz 10 = 66.7 MHz 11 = 33.3 MHz	RD#
			During system reset, an internal pull-down resistor of 100 K $\Omega$ exists on these balls. An external pull-up or pull-down resistor of 1.5 K $\Omega$ must be used.	
CLKSEL3	P30	Ι	Maximum Core Clock Multiplier. These strap signals	SYNC
CLKSEL2	D29		are used to set the maximum allowed multiplier value for the core clock.	SOUT2
			During system reset, an internal pull-down resistor of 100 K $\Omega$ exists on these balls. An external pull-up or pull-down resistor of 1.5 K $\Omega$ must be used.	
BOOT16	C8	I	<b>Boot ROM is 16 Bits Wide.</b> This strap signal enables the optional 16-bit wide Sub-ISA bus.	ROMCS#
			During system reset, an internal pull-down resistor of 100 K $\Omega$ exists on these balls. An external pull-up or pull-down resistor of 1.5 K $\Omega$ must be used.	
LPC_ROM	D6	I	<b>LPC ROM.</b> This strap signal forces selecting of the LPC bus and sets bit F0BAR1+I/O Offset 10h[15], LPC ROM Addressing Enable. It enables the SC1200/SC1201 processor to boot from a ROM connected to the LPC bus.	PCICLK1
			During system reset, an internal pull-down resistor of 100 K $\Omega$ exists on these balls. An external pull-up or pull-down resistor of 1.5 K $\Omega$ must be used.	
TFT_PRSNT	P29	I	<b>TFT Present.</b> A strap used to select multiplexing of TFT signals at power-up. Enables using TFT instead of Parallel Port, ACB1, and GPIO17.	SDATA_OUT
			During system reset, an internal pull-down resistor of 100 K $\Omega$ exists on these balls. An external pull-up or pull-down resistor of 1.5 K $\Omega$ must be used.	
FPCI_MON	A4	I	<b>Fast-PCI Monitoring.</b> The strap on this ball forces selection of Fast-PCI monitoring signals. For normal operation, strap this signal low using a 1.5 K $\Omega$ resistor. The value of this strap can be read at MCR[30].	PCICLK0
DID1	C6	Ι	Device ID. Together, the straps on these signals define	GNT1#
DID0	C5	I	the system-level chip ID.	GNT0#
			The value of DID1 can be read in the MCR[29]. The value of DID0 can be read in the MCR[31].	
			DID1 and DID0 should be connected to a 1.5 K $\Omega$ pull-down resistor to ensure a low level at power-up.	
POR#	AH9	I	<b>Power On Reset.</b> POR# is the system reset signal generated from the power supply to indicate that the system should be reset.	

Signal Name	Ball No.	Туре	Description	Mux
X32I	AJ2	I/O	Crystal Connections. Connected directly to a 32.768	
X32O	AJ3		KHz crystal. This clock input is required even if the internal RTC is not being used. Some of the internal clocks are derived from this clock. If an external clock is used, it should be connected to X32I, using a voltage level of 0 volts to $V_{CORE}$ +10% maximum. X32O should remain unconnected.	
X27I	AG3	I/O	Crystal Connections. Connected directly to a	
X27O	AH2		27.000 MHz crystal. This clock input is used for video circuits. Some of the internal clocks are derived from this clock. If the internal TV encoder is used, a 25 ppm crystal is recommended. If an external clock is used, it should be connected to X27I, using a voltage level of 0 volts to $V_{IO}$ and X27O should be remain unconnected.	
CLK27M	AA4	0	27 MHz Output Clock. Output of crystal oscillator.	IDE_DATA5
PCIRST#	A6	0	<b>PCI and System Reset.</b> PCIRST# is the reset signal for the PCI bus and system. It is asserted for approximately 100 µs after POR# is negated.	

#### 3.4.1 System Interface (Continued)

# 3.4.2 Memory Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
MD[63:0]	See Table 3-3 on page 40	I/O	<b>Memory Data Bus.</b> The data bus lines driven to/from system memory.	
MA[12:0]	See Table 3-3 on page 40	0	<b>Memory Address Bus.</b> The multiplexed row/column address lines driven to the system memory. Supports 256-Mbit SDRAM.	
BA1	AK14	0	Bank Address Bits. These bits are used to select the	
BA0	AJ13		component bank within the SDRAM.	
CS1#	AH27	0	Chip Selects. These bits are used to select the module	
CS0#	AL12		bank within system memory. Each chip select corre- sponds to a specific module bank. If CS# is high, the bank(s) do not respond to RAS#, CAS#, and WE# until the bank is selected again.	
RASA#	AK12	0	<b>Row Address Strobe.</b> RAS#, CAS#, WE# and CKE are encoded to support the different SDRAM commands. RASA# is used with CS[1:0]#.	
CASA#	AJ12	0	<b>Column Address Strobe.</b> RAS#, CAS#, WE# and CKE are encoded to support the different SDRAM commands. CASA# is used with CS[1:0]#.	
WEA#	AH12	0	Write Enable. RAS#, CAS#, WE# and CKE are encoded to support the different SDRAM commands. WEA# is used with CS[1:0]#.	

Signal Name	Ball No.	Туре	Description	Mux
DQM7	AB31	0	Data Mask Control Bits. During memory read cycles,	
DQM6	AG29		these outputs control whether SDRAM output buffers are driven on the MD bus or not. All DQM signals are	
DQM5	AK21		asserted during read cycles.	
DQM4	AL15		During memory write cycles, these outputs control	
DQM3	AC31		whether or not MD data is written into SDRAM.	
DQM2	AG30		DQM[7:0] connect directly to the [DQM7:0] pins of each DIMM connector.	
DQM1	AH23			
DQM0	AL11			
CKEA	AL22	0	<b>Clock Enable.</b> These signals are used to enter Suspend/ power-down mode. CKEA is used with CS[1:0]#.	
			If CKEA goes low when no read or write cycle is in progress, the SDRAM enters power-down mode. To ensure that SDRAM data remains valid, the self-refresh command is executed. To exit this mode, and return to normal operation, drive CKEA high.	
			These signals should have an external pull-down resistor of 33 $\ensuremath{K\Omega}$	
SDCLK3	V29	0	SDRAM Clocks. SDRAM uses these clocks to sample	
SDCLK2	AA28		all control, address, and data lines. To ensure that the Suspend mode functions correctly, SDCLK3 and	
SDCLK1	W29		SDCLK1 should be used with CS1#. SDCLK2 and	
SDCLK0	AJ21		SDCLK0 should be used together with CS0#.	
SDCLK_IN	AJ27	Ι	<b>SDRAM Clock Input.</b> The SC1200/SC1201 processor samples the memory read data on this clock. Works in conjunction with the SDCLK_OUT signal.	
SDCLK_OUT	AK28	0	<b>SDRAM Clock Output.</b> This output is routed back to SDCLK_IN. The board designer should vary the length of the board trace to control skew between SDCLK_IN and SDCLK.	

# 3.4.2 Memory Interface Signals (Continued)

# 3.4.3 Video Port Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
VPD7	G31	I	Video Port Data. The data is input from the CCIR-656	
VPD6	H28		video decoder.	
VPD5	H29			
VPD4	H30			
VPD3	H31			
VPD2	J28			
VPD1	J29			
VPD0	J30			
VPCKIN	F31	I	Video Port Clock Input. The clock input from the video decoder.	

Signal Name	Ball No.	Туре	Description	Mux
VOPD7	D20	0	Video Output Port Data. The data is output from the Video Processor in VESA Video Interface Port Rev 1.1	PD2+TFTD8+ F_AD2
VOPD6	A21		Task B format.	PD1+TFTD7+ F_AD1
VOPD5	C21			PD0+TFTD6+ F_AD0
VOPD4	B21			INIT#+TFTD5+ SMI_O
VOPD3	D21			ERR#+TFTD4+ F_CBE0#
VOPD2	B17			BUSY/WAIT#+ TFTD3+F_C/BE1#
VOPD1	D22			AFD#/DSTRB#+ TFTD2+INTR_O
VOPD0	A20			PD6+TFTD1+ F_AD6
VOPCK	B18	0	Video Output Port Clock. The clock output from the Video Processor.	ACK#+TFTDE+ FPCICLK

# 3.4.3 Video Port Interface Signals (Continued)

# 3.4.4 CRT/TFT Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
DDC_SCL	Y1	0	<b>DDC Serial Clock.</b> This is the serial clock for the VESA Display Data Channel interface. It is used for monitor communications. The DDC2B standard is supported by this interface.	IDE_DATA10
DDC_SDA	Y2	I/O	<b>DDC Serial Data.</b> This is the bidirectional serial data signal for the VESA Display Data Channel interface. It is used for monitor communications. The DDC2B standard is supported by this interface.	IDE_DATA9
HSYNC	A11	0	Horizontal Sync	
VSYNC	B11	0	Vertical Sync	
VREF	D16	I/O	<b>Voltage Reference.</b> Reference voltage for CRT PLL and DAC. This signal reflects the internal voltage reference. If internal voltage reference is used (recommended), leave this ball disconnected. If an external voltage reference is used, this input is tied to a 1.235V reference.	
SETRES	B15	I	Set Resistor. This signal sets the current level for the RED/GREEN/BLUE analog outputs. Typically, a 464 $\Omega$ , 1% resistor is connected between this ball and AV <sub>SSCRT</sub> .	
On-Chip RAMDA	AC			
RED	B12	0	Analog Red, Green and Blue	
GREEN	A14			
BLUE	A15			
TFT (External D	AC) Interface			

Signal Name	Ball No.	Туре	Description	Mux
TFTDCK	AA1	0	TFT Clock. Clock to external CRT DACs or TFT.	IDE_RST#
	A10			GPIO17+ IOCS0#
TFTDE	P2	0		IDE_CS1#
	B18		nal CRT DACs.	ACK#+VOPCK+ FPCICLK
FP_VDD_ON	AB1	0	TFT Power Control. Used to enable power to the Flat	IDE_DATA4
	V30		Panel display, with power sequence timing.	GXCLK+TEST3
TFTD[17:0]	See Table 3-3 on page 40	0	<b>Digital RGB Data to TFT.</b> TFTD[5:0] - Connect to BLUE TFT inputs. TFTD[11:6] - Connect to GREEN TFT inputs. TFTD[17:12] - Connect to RED TFT inputs.	The TFT interface is muxed with the IDE interface or the Par- allel Port/VOP inter- face. See Table 3-5 on page 45 and Table 3-7 on page 48 for details.

# 3.4.4 CRT/TFT Interface Signals (Continued)

# 3.4.5 TV Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
CVBS	A23, A24, D24	0	<b>Composite Video.</b> Includes synchronization, luminance and chrominance components of video.	See F4BAR0+ Memory Offset C08h[4:3] bit
SVY	A24	0	Super Video Luminance. S-Video luminance signal.	description on page 356 for config-
SVC	C23	0	Super Video Chrominance. S-Video chrominance sig- nal.	uration details.
TVR	A24, C23	0	TV Red. TV Red component signal for SCART.	
TVG	A23	0	TV Green. TV Green component signal for SCART.	
TVB	C23, D24	0	<b>TV Blue.</b> TV Blue component signal for SCART.	
Y	A23	0	Intensity. Color intensity vector.	
Cr	C23, D24	0	Chrominance Red. Red axis phase angle.	
Cb	A24, C23	0	Chrominance Blue. Blue axis phase angle.	
TVREF	C24	I/O	<b>Voltage Reference.</b> Reference voltage for TV DAC. This signal reflects the internal voltage reference. If an external voltage reference is used, this input is tied to a 1.235V reference.	
TVCOMP	B26	I	Current Compensation for TV DAC. A 0.1 $\mu$ F to 1.2 $\mu$ F capacitor is used to connect this ball to AV <sub>CCTV</sub> .	
TVRSET	A25	I	<b>TV Set Resistor.</b> This signal sets the current-level for the TV DAC. Typically, an 1140 $\Omega$ , 1% resistor is connected between this ball and AV <sub>SSTV</sub> . The full scale current output of TV DACs is 32 * TVREF / TVRSET. An 1140 $\Omega$ , 1% resistor enables driving a double terminated 75 $\Omega$ transmission line.	
TVIOM	B23	0	TV Output Dump Current. Typically, a 9.3 $\Omega$ , 1% resistor is connected between this ball and AV <sub>SSTV</sub> .	

Signal Name	Ball No.	Туре	Description	Mux
AB1C	N31	I/O	ACCESS.bus 1 Serial Clock. This is the serial clock for the interface.	GPIO20+DOCCS#
			Note: If selected as AB1C function but not used, tie AB1C high.	
AB1D	N30	I/O	ACCESS.bus 1 Serial Data. This is the bidirectional serial data signal for the interface.	GPIO1+IOCS1#
			Note: If AB1D function is selected but not used, tie AB1D high.	
AB2C	N29	I/O	ACCESS.bus 2 Serial Clock. This is the serial clock for the interface.	GPIO12
			Note: If AB2C function is selected but not used, tie AB2C high.	
AB2D	M29	I/O	ACCESS.bus 2 Serial Data. This is the bidirectional serial data signal for the interface.	GPIO13
			Note: If AB2D function is selected but not used, tie AB2D high.	

# 3.4.6 ACCESS.bus Interface Signals

# 3.4.7 PCI Bus Interface Signals

Signal Name	BalL No.	Туре	Description	Mux
PCICLK	A7	I	<b>PCI Clock.</b> PCICLK provides timing for all transactions on the PCI bus. All other PCI signals are sampled on the rising edge of PCICLK, and all timing parameters are defined with respect to this edge.	
PCICLK0	A4	0	PCI Clock Outputs. PCICLK0 and PCICLK1 provide	FPCI_MON (Strap)
PCICLK1	D6	0	clock drives for the system at 33 MHz. These clocks are asynchronous to PCI signals. There is low skew between all outputs. One of these clock signals should be con- nected to the PCICLK input. All PCI clock users in the system (including PCICLK) should receive the clock with as low a skew as possible.	LPC_ROM (Strap)
AD[31:24]	See	I/O		D[7:0]
AD[23:0]	Table 3-3 on page 40		sists of an address phase in the cycle in which FRAME# is asserted followed by one or more data phases. During the address phase, AD[31:0] contain a physical 32-bit address. For I/O, this is a byte address. For configuration and memory, it is a DWORD address. During data phases, AD[7:0] contain the least significant byte (LSB) and AD[31:24] contain the most significant byte (MSB).	A[23:0]
C/BE3#	H4	I/O	Multiplexed Command and Byte Enables. During the	D11
C/BE2#	F3		address phase of a transaction when FRAME# is active, C/BE[3:0]# define the bus command. During the data	D10
C/BE1#	J2		phase, C/BE[3:0]# are used as byte enables. The byte	D9
C/BE0#	L1		enables are valid for the entire data phase and determine which byte lanes carry meaningful data. C/BE0# applies to byte 0 (LSB) and C/BE3# applies to byte 3 (MSB).	D8

Signal Name	BalL No.	Туре	Description	Mux
INTA#	D26	Ι	PCI Interrupts. The SC1200/SC1201 processor pro-	
INTB#	C26		vides inputs for the optional "level-sensitive" PCI inter- rupts (also known in industry terms as PIRQx#). These	
INTC#	C9		interrupts can be mapped to IRQs of the internal 8259A	GPIO19+IOCHRDY
INTD#	AA2		interrupt controllers using PCI Interrupt Steering Registers 1 and 2 (F0 Index 5Ch and 5Dh).	IDE_DATA7
			<b>Note:</b> If selected as INTC# or INTD# function(s) but not used, tie INTC# and INTD# high.	
PAR	J4	I/O	<b>Parity.</b> Parity generation is required by all PCI agents. The master drives PAR for address- and write-data phases. The target drives PAR for read-data phases. Par- ity is even across AD[31:0] and C/BE[3:0]#.	D12
			For address phases, PAR is stable and valid one PCI clock after the address phase. It has the same timing as AD[31:0] but is delayed by one PCI clock.	
			For data phases, PAR is stable and valid one PCI clock after either IRDY# is asserted on a write transaction or after TRDY# is asserted on a read transaction.	
			Once PAR is valid, it remains valid until one PCI clock after the completion of the data phase. (Also see PERR#.)	
FRAME#	D8	I/O	<b>Frame Cycle.</b> Frame is driven by the current master to indicate the beginning and duration of an access. FRAME# is asserted to indicate the beginning of a bus transaction. While FRAME# is asserted, data transfers continue. FRAME# is de-asserted when the transaction is in the final data phase.	
			This signal is internally connected to a pull-up resistor.	
IRDY#	F2	I/O	<b>Initiator Ready.</b> IRDY# is asserted to indicate that the bus master is able to complete the current data phase of the transaction. IRDY# is used in conjunction with TRDY#. A data phase is completed on any PCI clock in which both IRDY# and TRDY# are sampled as asserted. During a write, IRDY# indicates that valid data is present on AD[31:0]. During a read, it indicates that the master is prepared to accept data. Wait cycles are inserted until both IRDY# and TRDY# are asserted together.	D14
			This signal is internally connected to a pull-up resistor.	
TRDY#	F1	I/O	<b>Target Ready.</b> TRDY# is asserted to indicate that the target agent is able to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data phase is complete on any PCI clock in which both TRDY# and IRDY# are sampled as asserted. During a read, TRDY# indicates that valid data is present on AD[31:0]. During a write, it indicates that the target is prepared to accept data. Wait cycles are inserted until both IRDY# and TRDY# are asserted together. This signal is internally connected to a pull-up resistor.	D13

# 3.4.7 PCI Bus Interface Signals (Continued)

#### Signal Name BalL No. Туре Description Mux STOP# G1 I/O Target Stop. STOP# is asserted to indicate that the cur-D15 rent target is requesting that the master stop the current transaction. This signal is used with DEVSEL# to indicate retry, disconnect, or target abort. If STOP# is sampled active by the master. FRAME# is de-asserted and the cycle is stopped within three PCI clock cycles. As an input, STOP# can be asserted in the following cases: 1) If a PCI master tries to access memory that has been locked by another master. This condition is detected if FRAME# and LOCK# are asserted during an address phase. 2) If the PCI write buffers are full or if a previously buffered cycle has not completed. On read cycles that cross cache line boundaries. 3) This is conditional based upon the programming of GX1 module's PCI Configuration Register, Index 41h[1]. This signal is internally connected to a pull-up resistor. LOCK# I/O H3 Lock Operation. LOCK# indicates an atomic operation --that may require multiple transactions to complete. When LOCK# is asserted, non-exclusive transactions may proceed to an address that is not currently locked (at least 16 bytes must be locked). A grant to start a transaction on PCI does not guarantee control of LOCK#. Control of LOCK# is obtained under its own protocol in conjunction with GNT#. It is possible for different agents to use PCI while a single master retains ownership of LOCK#. The arbiter can implement a complete system lock. In this mode, if LOCK# is active, no other master can gain access to the system until the LOCK# is de-asserted. This signal is internally connected to a pull-up resistor. DEVSEL# I/O Device Select. DEVSEL# indicates that the driving E4 BHE# device has decoded its address as the target of the current access. As an input, DEVSEL# indicates whether any device on the bus has been selected. DEVSEL# is also driven by any agent that has the ability to accept cycles on a subtractive decode basis. As a master, if no DEVSEL# is detected within and up to the subtractive decode clock, a master abort cycle is initiated (except for special cycles which do not expect a DEVSEL# returned). This signal is internally connected to a pull-up resistor.

# 3.4.7 PCI Bus Interface Signals (Continued)

Signal Name	BalL No.	Туре	Description	Mux
PERR#	H2	I/O	<b>Parity Error.</b> PERR# is used for reporting data parity errors during all PCI transactions except a Special Cycle. The PERR# line is driven two PCI clocks after the data in which the error was detected. This is one PCI clock after the PAR that is attached to the data. The minimum dura- tion of PERR# is one PCI clock for each data phase in which a data parity error is detected. PERR# must be driven high for one PCI clock before being placed in TRI- STATE. A target asserts PERR# on write cycles if it has claimed the cycle with DEVSEL#. The master asserts PERR# on read cycles. This signal is internally connected to a pull-up resistor.	
SERR#	H1	I/O	<b>System Error.</b> SERR# can be asserted by any agent for reporting errors other than PCI parity. When the PFS bit is enabled in the GX1 module's PCI Control Function 2 register (Index 41h[5]), SERR# is asserted upon assertion of PERR#.	
			This signal is internally connected to a pull-up resistor.	
REQ1#	A5	I	<b>Request Lines.</b> REQ[1:0]# indicate to the arbiter that an	
REQ0#	B5		agent requires the bus. Each master has its own REQ# line. REQ# priorities (in order) are: 1) VIP	
			2) IDE Channel 0	
			3) IDE Channel 1	
			4) Audio	
			5) USB	
			6) External REQ0#	
			7) External REQ1#.	
			Each REQ# is internally connected to a pull-up resistor.	
GNT1#	C6	0	Grant Lines. GNT[1:0]# indicate to the requesting mas-	DID1 (Strap)
GNT0#	C5		ter that it has been granted access to the bus. Each mas- ter has its own GNT# line. GNT# can be retracted at any time a higher REQ# is received or if the master does not begin a cycle within a minimum period of time (16 PCI clocks).	DID0 (Strap)
			Each of these signals is internally connected to a pull-up resistor.	
			GNT0# must have a pull-down resistor of 1.5 KΩ, GNT1# must have a pull-down resistor of 1.5 KΩ.	

# 3.4.7 PCI Bus Interface Signals (Continued)

# 3.4.8 Sub-ISA Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
A[23:0]	See Table 3-3 on page 40	0	Address Lines	AD[23:0]
D15	See	I/O	Data Bus	STOP#
D14	Table 3-3 on page			IRDY#
D13	40			TRDY#
D12				PAR
D11				C/BE3#
D10				C/BE2#
D9				C/BE1#
D8				C/BE0#
D[7:0]				AD[31:24]
BHE#	E4	0	<b>Byte High Enable.</b> With A0, defines byte accessed for 16 bit wide bus cycles.	DEVSEL#
IOCS1#	D10	0	I/O Chip Selects	GPIO1+TFTD12
	N30			AB1D+GPIO1
IOCS0#	A10			GPIO17+TFTDCK
ROMCS#	C8	0	ROM or Flash ROM Chip Select	BOOT16 (Strap)
DOCCS#	A9	0	DiskOnChip or NAND Flash Chip Select	GPIO20+TFTD0
	N31			AB1C+GPIO20
TRDE#	D11	0	<ul> <li>Transceiver Data Enable Control. Active low for Sub- ISA data transfers. The signal timing is as follows:</li> <li>In a read cycle, TRDE# has the same timing as RD#.</li> <li>In a write cycle, TRDE# is asserted (to active low) at the time WR# is asserted. It continues being asserted for one PCI clock cycle after WR# has been negated, then it is negated.</li> </ul>	GPIO0
RD#	B8	0	Memory or I/O Read. Active on any read cycle.	CLKSEL0 (Strap)
WR#	B9	0	Memory or I/O Write. Active on any write cycle.	
IOR#	D9	0	I/O Read. Active on any I/O read cycle.	DOCR#+GPIO14
IOW#	A8	0	I/O Write. Active on any I/O write cycle.	DOCW#+GPIO15
DOCR#	D9	0	<b>DiskOnChip or NAND Flash Read.</b> Active on any memory read cycle to DiskOnChip.	IOR#+GPIO14
DOCW#	A8	0	<b>DiskOnChip or NAND Flash Write.</b> Active on any memory write cycle to DiskOnChip.	IOW#+GPIO15
IRQ9	AA3	I	Interrupt 9 Request Input. Active high.	IDE_DATA6
			Note: If IRQ9 function is selected but not used, tie IRQ9 low.	
IOCHRDY	C9	Ι	I/O Channel Ready	GPIO19+INTC#
			<b>Note:</b> If IOCHRDY function is selected but not used, tie IOCHRDY high.	

Signal Name	Ball No.	Туре	Description	Mux
LAD3	L29	I/O	LPC Address-Data. Multiplexed command, address,	GPIO35
LAD2	L30		bidirectional data, and cycle status.	GPIO34
LAD1	L31			GPIO33
LAD0	M28			GPIO32
LDRQ#	L28	I	LPC DMA Request. Encoded DMA request for LPC interface.	GPIO36
			Note: If LDRQ# function is selected but not used, tie LDRQ# high.	
LFRAME#	K31	0	<b>LPC Frame.</b> A low pulse indicates the beginning of a new LPC cycle or termination of a broken cycle.	GPIO37
LPCPD#	K28	0	<b>LPC Power-Down.</b> Signals the LPC device to prepare for power shutdown on the LPC interface.	GPIO38/IRRX2
SERIRQ	J31	I/O	<b>Serial IRQ.</b> The interrupt requests are serialized over a single signal, where each IRQ level is delivered during a designated time slot.	GPIO39
			Note: If SERIRQ function is selected but not used, tie SERIRQ high.	

# 3.4.9 Low Pin Count (LPC) Bus Interface Signals

# 3.4.10 IDE Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
IDE_RST#	AA1	0	<b>IDE Reset.</b> This signal resets all devices attached to the IDE interface.	TFTDCK
IDE_ADDR2	U2	0	O <b>IDE Address Bits.</b> These address bits are used to access a register or data port in a device on the IDE bus.	TFTD4
IDE_ADDR1	AE1			TFTD2
IDE_ADDR0	AD3			TFTD3
IDE_DATA[15:0]	See Table 3-3 on page 40	I/O	<b>IDE Data Lines.</b> IDE_DATA[15:0] transfers data to/from the IDE devices.	The IDE interface is muxed with the TFT interface. See Table 3-5 on page 45 for muxing details.
IDE_IOR0#	Y4	0	IDE I/O Read Channels 0 and 1. IDE_IOR0# is the read	TFTD10
IDE_IOR1#	D28	0	signal for Channel 0 and IDE_IOR1# is the read signal for Channel 1. Each signal is asserted at read accesses to the corresponding IDE port addresses.	GPIO6+DTR2#/ BOUT2+SDTEST5#
IDE_IOW0#	AD2	0	IDE I/O Write Channels 0 and 1. IDE_IOW0# is the	TFTD9
IDE_IOW1#	C28	0	write signal for Channel 0. IDE_IOW1# is the write signal for Channel 1. Each signal is asserted at write accesses to corresponding IDE port addresses.	GPIO9+DCD2#+ SDTEST2
IDE_CS0#	AF2	0	IDE Chip Selects 0 and 1. These signals are used to select the command block registers in an IDE device.	TFTD5
IDE_CS1#	P2	0		TFTDE
IDE_IORDY0	AD1	Ι	I/O Ready Channels 0 and 1. When de-asserted, these	TFTD11
IDE_IORDY1	B29	I	signals extend the transfer cycle of any host register access if the required device is not ready to respond to the data transfer request.	GPIO10+DSR2#+ SDTEST1
			<b>Note:</b> If selected as IDE_IORDY0 or IDE_IORDY1 function(s) but not used, then signal(s) should be tied high.	
IDE_DREQ0	AC4	Ι	DMA Request Channels 0 and 1. The IDE_DREQ sig-	TFTD8
IDE_DREQ1	C31	Ι	nals are used to request a DMA transfer from the SC1200/SC1201 processor. The direction of transfer is determined by the IDE_IOR/IOW signals.	GPIO8+CTS2# +SDTEST5
			Note: If selected as IDE_DREQ0/ IDE_DREQ1 func- tion but not used, tie IDE_DREQ0/IDE_DREQ1 low.	
IDE_DACK0#	AD4	0	DMA Acknowledge Channels 0 and 1. The	TFTD0
IDE_DACK1#	C30	0	IDE_DACK# signals acknowledge the DREQ request to initiate DMA transfers.	GPIO7+RTS2# +SDTEST0
IRQ14	AF1	Ι	Interrupt Request Channels 0 and 1. These input sig-	TFTD1
IRQ15	AJ8	I	nals are edge-sensitive interrupts that indicate when the IDE device is requesting a CPU interrupt service.	GPIO11+RI2#
			Note: If selected as IRQ14/IRQ15 function but not used, tie IRQ14/IRQ15 low.	

Signal Name	Ball No.	Туре	Description	Mux
POWER_EN	AH1	0	<b>Power Enable.</b> This signal enables the power to a self-powered USB hub.	
OVER_CUR#	AF4	I	<b>Overcurrent.</b> This signal indicates that the USB hub has detected an overcurrent on the USB.	
DPOS_PORT1	A28	I/O	USB Port 1 Data Positive for Port 1.1	
DNEG_PORT1	A29	I/O	USB Port 1 Data Negative for Port 1. <sup>1</sup>	
DPOS_PORT2	B27	I/O	USB Port 2 Data Positive for Port 2. <sup>1</sup>	
DNEG_PORT2	B28	I/O	USB Port 2 Data Negative for Port 2. <sup>1</sup>	
DPOS_PORT3	A26	I/O	USB Port 3 Data Positive for Port 3. <sup>1</sup>	
DNEG_PORT3	A27	I/O	USB Port 3 Data Negative for Port 3. <sup>1</sup>	

# 3.4.11 Universal Serial Bus (USB) Interface Signals

1. A 15 K $\Omega$  pull-down resistor is required on all ports (even if unused).

#### 3.4.12 Serial Ports (UARTs) Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
SIN1	AG2	I	Serial Inputs. Receive composite serial data from the	
SIN2	E28		communications link (peripheral device, modem or other data transfer device).	SDTEST3
SIN3	AK8		Note: If selected as SIN2 or SIN3 function(s) but not used, then signal(s) should be tied high.	IRRX1
SOUT1	AF3	0	Serial Outputs. Send composite serial data to the com-	CLKSEL1 (Strap)
SOUT2	D29		munications link (peripheral device, modem or other data transfer device). These signals are set active high after a	CLKSEL2 (Strap)
SOUT3	C11		system reset.	IRTX
RTS2#	C30	0	<b>Request to Send.</b> When low, indicates to the modem or other data transfer device that the corresponding UART is ready to exchange data. A system reset sets these signals to inactive high, and loopback operation holds them inactive.	GPIO7+ IDE_DACK1#
CTS2#	C31	I	<b>Clear to Send.</b> When low, indicates that the modem or other data transfer device is ready to exchange data.	GPIO8+ IDE_DREQ1
			Note: If selected as CTS2# function but not used, tie CTS2# low.	
DTR1#/BOUT1	AG1	0	Data Terminal Ready Outputs. When low, indicate to	GPIO18
DTR2#/BOUT2	D28		the modem or other data transfer device that the UART is ready to establish a communications link. After a system reset, these balls provide the DTR# function and set these signals to inactive high. Loopback operation drive them inactive.	GPIO6+IDE_IOR1#
			<b>Baud Outputs.</b> Provide the associated serial channel baud rate generator output signal if test mode is selected (i.e., bit 7 of the EXCR1 Register is set).	

Signal Name	Ball No.	Туре	Description	Mux
RI2#	AJ8	I	<b>Ring Indicator.</b> When low, indicates to the modem that a telephone ring signal has been received by the modem. They are monitored during power-off for wakeup event detection.	GPIO11+IRQ15
			Note: If selected as RI2# function but not used, tie RI2# high.	
DCD2#	C28	I	<b>Data Carrier Detected.</b> When low, indicates that the data transfer device (e.g., modem) is ready to establish a communications link.	GPIO9+IDE_IOW1# +SDTEST2
			Note: If selected as DCD2# function but not used, tie DCD2# high.	
DSR2#	B29	Ι	<b>Data Set Ready.</b> When low, indicates that the data transfer device (e.g., modem) is ready to establish a communications link.	GPIO10+ IDE_IORDY1
			Note: If selected as DSR2# function but not used, tie DSR2# low.	

# 3.4.12 Serial Ports (UARTs) Interface Signals (Continued)

#### 3.4.13 Parallel Port Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
ACK#	B18	I	<b>Acknowledge.</b> Pulsed low by the printer to indicate that it has received data from the Parallel Port.	TFTDE+VOPCK+ FPCICLK
AFD#/DSTRB#	D22	0	Automatic Feed. When low, instructs the printer to auto- matically feed a line after printing each line. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 K $\Omega$ pull-up resistor should be attached to this ball.	TFTD2+VOPD1+ INTR_O
			<b>Data Strobe (EPP).</b> Active low, used in EPP mode to denote a data cycle. When the cycle is aborted, DSTRB# becomes inactive (high).	
BUSY/WAIT#	B17	I	<b>Busy.</b> Set high by the printer when it cannot accept another character.	TFTD3+VOPD2+ F_C/BE1#
			<b>Wait.</b> In EPP mode, the Parallel Port device uses this active low signal to extend its access cycle.	
ERR#	D21	I	<b>Error.</b> Set active low by the printer when it detects an error.	TFTD4+VOPD3+ F_C/BE0#
INIT#	B21	0	<b>Initialize.</b> When low, initializes the printer. This signal is in TRI-STATE after a 1 is loaded into the corresponding control register bit. Use an external 4.7 K $\Omega$ pull-up resistor.	TFTD5+VOPD4+ SMI_O

Signal Name	Ball No.	Туре	Description	Mux
PD7	A18	I/O	Parallel Port Data. Transfer data to and from the periph-	TFTD13+F_AD7
PD6	A20		eral data bus and the appropriate Parallel Port data regis- ter. These signals have a high current drive capability.	TFTD1+VOPD0+ F_AD6
PD5	C19			TFTD11+F_AD5
PD4	C18			TFTD10+F_AD4
PD3	C20			TFTD9+F_AD3
PD2	D20			TFTD8+VOPD7+ F_AD2
PD1	A21			TFTD7+VOPD6+ F_AD1
PD0	C21			TFTD6+VOPD5+ F_AD0
PE	D17	I	<b>Paper End.</b> Set high by the printer when it is out of paper.	TFTD14+F_C/BE2#
			This ball has an internal weak pull-up or pull-down resis- tor that is programmed by software.	
SLCT	C17	I	<b>Select.</b> Set active high by the printer when the printer is selected.	TFTD15+F_C/BE3#
SLIN#/ASTRB#	B20	0	Select Input. When low, selects the printer. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. Uses an external 4.7 K $\Omega$ pull-up resistor.	TFTD16+ F_IRDY#
			<b>Address Strobe (EPP).</b> Active low, used in EPP mode to denote an address or data cycle. When the cycle is aborted, ASTRB# becomes inactive (high).	
STB#/WRITE#	A22	0	<b>Data Strobe.</b> When low, indicates to the printer that valid data is available at the printer port. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 K $\Omega$ pull-up resistor should be employed.	TFTD17+ F_FRAME#
			Write Strobe. Active low, used in EPP mode to denote an address or data cycle. When the cycle is aborted, WRITE# becomes inactive (high).	

#### 3.4.13 Parallel Port Interface Signals (Continued)

# 3.4.14 Fast Infrared (IR) Port Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
IRRX1	AK8	I	<b>IR Receive</b> . Primary input to receive serial data from the IR transceiver. Monitored during power-off for wakeup event detection.	SIN3
			Note: If selected as IRRX1 function but not used, tie IRRX1 high.	
IRRX2/GPIO38	K28	I	<b>IR Receive 2.</b> Auxiliary IR receiver input to support a second transceiver. This input signal can be used when GPIO38 is selected using PMR[14], and when AUX_IRRX bit in register IRCR2 of the IR module in internal SuperI/O is set.	LPCPD#
IRTX	C11	0	IR Transmit. IR serial output data.	SOUT3

Г

Signal Name	Ball No.	Туре	Description	Mux
BIT_CLK	U30	I	Audio Bit Clock. The serial bit clock from the codec.	F_TRDY#
			Note: If selected as BIT_CLK function but not used, tie BIT_CLK low.	
SDATA_OUT	P29	0	Serial Data Output. This output transmits audio serial data to the codec.	TFT_PRSNT (Strap)
SDATA_IN	U31	I	<b>Serial Data Input.</b> This input receives serial data from the primary codec.	F_GNT0#
			Note: If selected as SDATA_IN function but not used, tie SDATA_IN low.	
SDATA_IN2	AL8	I	<b>Serial Data Input 2.</b> This input receives serial data from the secondary codec. This signal has wakeup capability.	
SYNC	P30	0	Serial Bus Synchronization. This bit is asserted to syn- chronize the transfer of data between the SC1200/ SC1201 processor and the AC97 codec.	CLKSEL3 (Strap)
AC97_CLK	P31	0	<b>Codec Clock.</b> It is twice the frequency of the Audio Bit Clock.	
AC97_RST#	U29	0	<b>Codec Reset.</b> S3 to S5 wakeup is not supported because AC97_RST# is powered by V <sub>IO</sub> . If wakeup from states S3 to S5 are needed, a circuit in the system board should be used to reset the AC97 codec.	F_STOP#
PC_BEEP	V31	0	PC Beep. Legacy PC/AT speaker output.	GPIO16+ F_DEVSEL#

# 3.4.15 AC97 Audio Interface Signals

# 3.4.16 Power Management Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
CLK32	AH8	0	32.768 KHz Output Clock	
GPWIO0	AH6	I/O	General Purpose Wakeup I/Os. These signals each	
GPWIO1	AK5		have an internal pull-up of 100 K $\Omega$ .	
GPWIO2	AJ6			
LED#	AL4	0	<b>LED Control.</b> Drives an externally connected LED (on, off or a 1 Hz blink). Sleeping / Working indicator. This signal is an open-drain output.	
ONCTL#	AJ5	0	<b>On / Off Control.</b> This signal indicates to the main power supply that power should be turned on. This signal is an open-drain output.	

Signal Name	Ball No.	Туре	Description	Mux
PWRBTN#	AH5	I	<b>Power Button.</b> An input used by the power management logic to monitor external system events, most typically a system on/off button or switch.	
			The signal has an internal pull-up of 100 K $\Omega$ , a Schmitt- trigger input buffer and programmable debounce protec- tion (F1BAR1+I/O Offset 07h[0]) of at least 16 ms.	
			ACPI is non-functional and all ACPI outputs are unde- fined when the power-up sequence does not include using the power button. SUSP# is an internal signal gen- erated from the ACPI block. Without an ACPI reset, SUSP# can be permanently asserted. If the USE_SUSP bit in CCR2 of GX1 module is enabled (Index C2h[7] = 1), the CPU will stop.	
			If ACPI functionality is desired, or the situation described above avoided, the power button must be toggled. This can be done externally or internally. GPIO63 is internally connected to PWRBTN#. To toggle the power button with software, GPIO63 must be programmed as an output using the normal GPIO programming protocol (see Sec- tion 6.4.1.1 "GPIO Support Registers" on page 224). GPIO63 must be pulsed low for at least 16 ms and not more than 4 sec.	
			Asserting POR# has no effect on ACPI. If POR# is asserted and ACPI was active prior to POR#, then ACPI will remain active after POR#. Therefore, BIOS must ensure that ACPI is inactive before GPIO63 is pulsed low.	
PWRCNT1	AK6	0	Suspend Power Plane Control 1 and 2. Control signal	
PWRCNT2	AL7	0	asserted during power management Suspend states. These signals are open-drain outputs.	
THRM#	AK4	I	<b>Thermal Event.</b> Active low signal generated by external hardware indicating that the system temperature is too high.	

# 3.4.16 Power Management Interface Signals (Continued)

# 3.4.17 GPIO Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
GPIO0	D11	I/O	GPIO Port 0. Each signal is configured independently as	TRDE#
GPIO1	D10		an input or I/O, with or without static pull-up, and with either open-drain or totem-pole output type.	IOCS1#+TFTD12
	N30		A debouncer and an interrupt can be enabled or masked for each of signals GPIO[00:01] and [06:15] indepen- dently. <b>Note:</b> GPIO12, GPIO13, GPIO16 inputs: If GPIOx func-	AB1D+IOCS1#
GPIO6	D28			DTR2#/BOUT2+ IDE_IOR1#+ SDTEST5
GPIO7	C30		tion is selected but not used, tie GPIOx low.	RTS2#+IDE_DACK1# +SDTEST0
GPIO8	C31			CTS2#+IDE_DREQ1 +SDTEST4
GPIO9	C28			DCD2#+IDE_IOW1#+ SDTEST2
GPIO10	B29			DSR2#+IDE_IORDY1 +SDTEST1
GPIO11	AJ8			RI2#+IRQ15
GPIO12	N29			AB2C
GPIO13	M29			AB2D
GPIO14	D9			IOR#+DOCR#
GPIO15	A8			IOW#+DOCW#
GPIO16	V31			PC_BEEP+ F_DEVSEL#
GPIO17	A10			IOCS0#+TFTDCK
GPIO18	AG1			DTR1#/BOUT1
GPIO19	C9			INTC#+IOCHRDY
GPIO20	A9			DOCCS#+TFTD0
	N31			AB1C+DOCCS#
GPIO32	M28	I/O	GPIO Port 1. Each signal is configured independently as	LAD0
GPIO33	L31		an input or I/O, with or without static pull-up, and with either open-drain or totem-pole output type.	LAD1
GPIO34	L30	]	A debouncer and an interrupt can be enabled or masked	LAD2
GPIO35	L29		for each of signals GPIO[32:41] independently.	LAD3
GPIO36	L28			LDRQ#
GPIO37	K31			LFRAME#
GPIO38/IRRX2	K28			LPCPD#
GPIO39	J31			SERIRQ
GPIO40	Y3			IDE_DATA8
GPIO41	W4			IDE_DATA11

Signal Name	Ball No.	Туре	Description	Mux
FPCICLK	B18	0	Fast-PCI Bus Monitoring Signals. When enabled, this group of signals provides for monitoring of the internal	ACK#+TFTDE+ VOPCK
F_AD7	A18	0	Fast-PCI bus for debug purposes. To enable, pull up FPCI_MON (ball A4).	PD7+TFTD13
F_AD6	A20	0		PD6+TFTD1+ VOPD0
F_AD5	C19	0		PD5+TFTD11
F_AD4	C18	0		PD4+TFTD10
F_AD3	C20	0		PD3+TFTD9
F_AD2	D20	0		PD2+TFTD8+ VOPD7
F_AD1	A21	0		PD1+TFTD7+ VOPD6
F_AD0	C21	0		PD0+TFTD6+ VOPD5
F_C/BE3#	C17	0		SLCT+TFTD15
F_C/BE2#	D17	0		PE+TFTD14
F_C/BE1#	B17	0		BUSY/WAIT#+ TFTD3+VOPD2
F_C/BE0#	D21	0		ERR#+TFTD4+ VOPD3
F_FRAME#	A22	0		STB#/WRITE#+ TFTD17
F_IRDY#	B20	0		SLIN#/ASTRB#+ TFTD16
F_STOP#	U29	0		AC97_RST#
F_DEVSEL#	V31	0		GPIO16+ PC_BEEP
F_GNT0#	U31	0	]	SDATA_IN
F_TRDY#	U30	0	] [	BIT_CLK
INTR_O	D22	0	<b>CPU Core Interrupt.</b> When enabled, this signal provides for monitoring of the internal GX1 core INTR signal for debug purposes. To enable, pull up FPCI_MON (ball A4).	AFD#/DSTRB#+ TFTD2+VOPD1
SMI_O	B21	0	<b>System Management Interrupt.</b> This is the input to the GX1 core. When enabled, this signal provides for monitoring of the internal GX1 core SMI# signal for debug purposes. To enable, pull up FPCI_MON (ball A4).	INIT#+TFTD5+ VOPD4+

# 3.4.18 Debug Monitoring Interface Signals

#### 3.4.19 JTAG Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
ТСК	E31	I	<b>JTAG Test Clock.</b> This signal has an internal weak pull-up resistor.	
TDI	F29	I	<b>JTAG Test Data Input.</b> This signal has an internal weak pull-up resistor.	

Signal Name	Ball No.	Туре	Description	Mux
TDO	E30	0	JTAG Test Data Output	
TMS	F28	I	<b>JTAG Test Mode Select.</b> This signal has an internal weak pull-up resistor.	
TRST#	E29	I	JTAG Test Reset. This signal has an internal weak pull-up resistor.	
			For normal JTAG operation, this signal should be active at power-up.	
			If the JTAG interface is not being used, this signal can be tied low.	

# 3.4.19 JTAG Interface Signals (Continued)

# 3.4.20 Test and Measurement Interface Signals

Signal Name	Ball No.	Туре	Description	Mux
GXCLK	V30	0	<b>GX Clock.</b> This signal is for internal testing only. For nor- mal operation either program as FP_VDD_ON or leave unconnected.	FP_VDD_ON+ TEST3
TEST3	V30	0	<b>Internal Test Signal.</b> This signal is used for internal test- ing only. For normal operation leave unconnected, unless programmed as FP_VDD_ON.	FP_VDD_ON+ GXCLK
TEST2	AJ1	0	Internal Test Signals. These signals are used for internal	PLL5B
TEST1	AG4	0	testing only. For normal operation leave unconnected.	PLL6B
TEST0	AH3	0		PLL2B
GTEST	F30	I	<b>Global Test.</b> This signal is used for internal testing only. For normal operation this signal should be pulled down with 1.5 K $\Omega$ .	
PLL6B	AG4	I/O	PLL6, PLL5 and PLL2 Bypass. These signals are used	TEST1
PLL5B	AJ1	I/O	for internal testing only and requires additional test modes to observe the PLLs. These modes are not described in	TEST2
PLL2B	AH3	I/O	this specification. For normal operation leave uncon- nected.	TEST0
SDTEST5	D28	0	<b>Memory Internal Test Signals.</b> These signals are used for internal testing only. For normal operation, these signals should be programmed as one of their muxed	GPIO6+ DTR2#/BOUT2+ IDE_IOR1#
SDTEST4	C31	0	options.	GPIO8+CTS2#+ IDE_DREQ1
SDTEST3	E28	0		SIN2
SDTEST2	C28	0		GPIO9+DCD2#+ IDE_IOW1#
SDTEST1	B29	0		GPIO10+DSR2#+ IDE_IORDY1
SDTEST0	C30	0		GPIO7+RTS2#+ IDE_DACK1#
TDP	D30	I/O	Thermal Diode Positive / Negative. These signals are for	
TDN	D31	I/O	internal testing only. For normal operation leave uncon- nected.	

Signal Name	Ball No.	Туре	Description	
AV <sub>SSPLL2</sub>	C16	GND	Analog PLL2 Ground Connection.	
AV <sub>SSPLL3</sub>	AK3	GND	Analog PLL3 Ground Connection.	
V <sub>PLL2</sub>	A17	PWR	<b>3.3V PLL2 Analog Power Connection.</b> Low noise power for PLL2 and PLL5.	
V <sub>PLL3</sub>	AJ4	PWR	<b>3.3V PLL3 Analog Power Connection.</b> Low noise power for PLL3, PLL4, and PLL6.	
AV <sub>CCUSB</sub>	D27	PWR	3.3V Analog USB Power Connection. Low noise power for USB.	
AV <sub>SSUSB</sub>	C27	GND	Analog USB Ground Connection.	
AV <sub>CCCRT</sub>	A12, C13, D15	PWR	3.3V Analog CRT DAC Power Connections. Low noise power.	
AV <sub>SSCRT</sub>	B14, C14, C15	GND	Analog CRT DAC Ground Connections. Return current.	
V <sub>CCCRT</sub>	D12	PWR	<b>1.8V CRT DAC Digital Power Connection.</b> Can be directly connected to $V_{CORE}$ on PCB (printed circuit board).	
V <sub>SSCRT</sub>	C12	GND	<b>CRT DAC Digital Ground Connection.</b> Can be directly connected to V on PCB.	
AV <sub>CCTV</sub>	D23	PWR	3.3V Analog TV DAC Power Connection. Low noise power.	
AV <sub>SSTV</sub>	B24	GND	Analog TV DAC Ground Connection. Return current.	
V <sub>BAT</sub>	AL3	PWR	<b>Battery.</b> Provides battery back-up to the RTC and ACPI registers, when $V_{SB}$ is lower than the minimum value (see Table 9-3 on page 366). The ball is connected to the internal logic through a series resistor for UL protection. If battery backup is not desired, connect $V_{BAT}$ to $V_{SS}$ .	
V <sub>SB</sub>	AL5	PWR	<b>3.3V Standby Power Supply.</b> Provides power to the Real-Time Clock (RTC) and ACPI circuitry while the main power supply is turned off.	
V <sub>SBL</sub>	AL6	PWR	<b>1.8V Standby Power Supply.</b> Provides power to the internal logic whi the main power supply is turned off. This signal requires a 0.1 $\mu$ F bypa capacitor to V <sub>SS</sub> . This supply must be present when V <sub>SB</sub> is present.	
V <sub>CORE</sub>	See Table 3-3 on page 40 (Total of 28)	PWR	1.8V Core Processor Power Connections.	
V <sub>IO</sub>	See Table 3-3 on page 40 (Total of 42)	PWR	3.3V I/O Power Connections.	
V <sub>SS</sub>	See Table 3-3 on page 40 (Total of 91)	GND	Ground Connections.	

# 3.4.21 Power and Ground Connections<sup>1</sup>

1. All power sources except  $V_{\text{BAT}}$  must be connected, even if the function is not used.

# **General Configuration Block**

The General Configuration block includes registers for:

- Pin Multiplexing and Miscellaneous Configuration
- WATCHDOG Timer
- High-Resolution Timer
- Clock Generators

A selectable interrupt is shared by all these functions.

#### 4.1 Configuration Block Addresses

Registers of the General Configuration block are I/O mapped in a 64-byte address range. These registers are physically connected to the internal Fast-PCI bus, but do

not have a register block in PCI configuration space (i.e., they do not appear to software as PCI registers).

After system reset, the Base Address register is located at I/O address 02EAh. This address can be used only once. Before accessing any PCI registers, the BOOT code must program this 16-bit register to the I/O base address for the General Configuration block registers. All subsequent writes to this address, are ignored until system reset.

Note: Location of the General Configuration Block cannot be determined by software. See the AMD Geode<sup>™</sup> SC1200/SC1201 Processor Specification Update document.

Reserved bits in the General Configuration block should be read as written unless otherwise specified.

Offset	Width (Bits)	Туре	Name	Reset Value	Reference
00h-01h	16	R/W	WDTO. WATCHDOG Timeout	0000h	Page 80
02h-03h	16	R/W	WDCNFG. WATCHDOG Configuration	0000h	Page 80
04h	8	R/WC	WDSTS. WATCHDOG Status	00h	Page 81
05h-07h			RSVD. Reserved		
08h-0Bh	32	RO	TMVALUE. TIMER Value	xxxxxxxh	Page 82
0Ch	8	R/W	TMSTS. TIMER Status	00h	Page 82
0Dh	8	R/W	TMCNFG. TIMER Configuration	00h	Page 82
0Eh-0Fh			RSVD. Reserved		
10h	8	RO	MCCM. Maximum Core Clock Multiplier	Strapped Value	Page 87
11h			RSVD. Reserved		
12h	8	R/W	PPCR. PLL Power Control	2Fh	Page 87
13h-17h			RSVD. Reserved		
18h-1Bh	32	R/W	PLL3C. PLL3 Configuration	E1040005h	Page 87
1Ch-1Dh			RSVD. Reserved		
1Eh-1Fh	16	R/W	CCFC. Core Clock Frequency Control	Strapped Value	Page 88
20h-2Fh			RSVD. Reserved		
30h-33h	32	R/W	PMR. Pin Multiplexing Register	0000000h	Page 72
34h-37h	32	R/W	MCR. Miscellaneous Configuration Register	0000001h	Page 76
38h	8	R/W	INTSEL. Interrupt Selection	00h	Page 78
39h-3Bh			RSVD. Reserved		
3Ch	8	RO	ID. Device ID	xxh	Page 78
3Dh	8	RO	REV. Revision	xxh	Page 78
3Eh-3Fh	16	RO	CBA. Configuration Base Address	xxxxh	Page 78

#### Table 4-1. General Configuration Block Register Summary

# 4.2 Pin Multiplexing, Interrupt Selection, and Base Address Registers

The registers described in Table 4-2 are used to determine general configuration for the SC1200/SC1201 processor. These registers also indicate which multiplexed signals are issued via balls from which more than one signal may be output. For more information about multiplexed signals and the appropriate configurations, see Section 3.1 "Ball Assignments" on page 27.

Table 4-2	Pin Multinleving	, Interrupt Selection	n and Base Add	roce Ronietore
	Fill Multiplexing	, interrupt Selection	n, anu dase Auu	ess negisters

Dffset 30h This registe 31:30	22h										
31:30			Multiplexing Register - PMR ns. See Section 3.1 on page 27		Reset Value: 0000000h ion about multiplexing information.						
	Reserved: Alway	vs write 0.									
29	Test Signals. Se	Test Signals. Selects ball functions.									
	Ball #	0: Internal Test Name	Signals Add'l Dependencies	1: Internal Tes Name	st Signals Add'I Dependencies						
	D28 / AH3	PLL2B	None	TEST0	None						
	C28 / AG4	PLL6B	None	TEST1	None						
	B29 / AJ1	PLL5B	None	TEST2	None						
	AL16 / V30	GXCLK	See PMR[23]	TEST3	PMR[23] = 0						
20				TESTS	FWin[23] = 0						
28	-	lects ball function.		4 July 1 To							
	Ball #	0: AC97 Signal Name	Add'l Dependencies	1: Internal Tes Name	Add'l Dependencies						
			-		-						
	AJ4 / E28	SIN2	None	SDTEST3	See Note.						
			PMR[18] must be set by softwa								
27	FPCI_MON (Fast	t-PCI Monitoring).	Selects Fast-PCI monitoring ou	itput signals instea	d of Parallel Port signals.						
	0 0 0 1 1 0	Enable all Fast-F Enable Fast-PCI	PCI monitoring signals PCI monitoring signals monitoring signals muxed with	Parallel Port sign	als only						
	1 1 Ball #	Enable all Fast-F	CI monitoring signals								
		FPCI_MON	Other Signal	Add	'I Dependencies						
	U3 / B18	FPCICLK	ACK#+TFTDE+VOPCK	See	PMR[23]						
	U1 / A18	F_AD7	PD7+TFTD13		PMR[23]						
	V3 / A20	F_AD6	PD6+TFTD1+VOPCK		PMR[23]						
	V2 / C19 V1 / C18	F_AD5 F_AD4	PD5+TFT11		PMR[23]						
	W2 / C20	F_AD4 F_AD3	PD4+TFTD10 PD3+TFTD9		PMR[23] PMR[23]						
	W3 / D20	F AD2	PD2+TFTD8+VOPD7		PMR[23]						
	Y1 / A21	F_AD1	PD1+TFTD7+VOPD6		PMR[23]						
	AA1 / C21	F_AD0	PD0_TFTD5+VOPD6	See	PMR[23]						
	T4 / C17	F_C/BE3#	SLCT+TFTD15		PMR[23]						
	T3/D17	F_C/BE2#	PE+TFTD14		PMR[23]						
	T1 / B17	F_C/BE1#	BUSY/WAIT#+TFTD3+VOF		PMR[23]						
	AA3 / D21 AB1 / A22	F_C/BE0# F_FRAME#	ERR#+TFTD4+VOPD3 STB#/WRITE#+TFTD7		PMR[23] PMR[23]						
	W1 / B20	F_IRDY#	SLIN#/ASTRB#+TFTD16		PMR[23]						
		INTR_O	AFD#/DSTRB#+TFTD2+V		PMR[23]						
	AB2 / D22										
		SMI_O	INIT#+TFTD5+VOPD4	See	PMR[23]						
	AB2 / D22		INIT#+TFTD5+VOPD4 GPIO16+PC_BEEP								
	AB2 / D22 Y3 / B21	SMI_O		FPC	PMR[23]						
	AB2 / D22 Y3 / B21 AL15 / V31	SMI_O F_DEVSEL#	GPIO16+PC_BEEP	FPC FPC FPC	PMR[23] N_MON = 1 and see PMR[0]						

Description

Ball #

A26 / AD3

C26 / AE1

C17 / U2

B24 / AC3

A24 / AC1

D23 / AC2

C23 / AB4

B23 / AB1

A23 / AA4

C22 / AA3

B22 / AA2 A21 / Y3

C20 / Y2

A20 / Y1

C19 / W4

B19 / W3

A19 / V3

C18 / V2

B18 / V1

A27 / AF2

C16 / P2

C21 / Y4

D24 / AD2

C24 / AC4

C25 / AD4

A22 / AA1

A25 / AD1

D25 / AF1

0: AC97\_CLK output is HiZ. 1: AC97\_CLK output is enabled.

additional dependencies.

0: IDE Signals

IDE\_ADDR0

IDE\_ADDR1

IDE\_ADDR2

IDE\_DATA0

IDE\_DATA1

IDE\_DATA2

IDE\_DATA3

IDE\_DATA4

IDE\_DATA5

IDE\_DATA6

IDE\_DATA7

IDE\_DATA8

IDE\_DATA9

IDE\_DATA10

IDE\_DATA11

IDE\_DATA12

IDE\_DATA13

IDE\_DATA14

IDE\_DATA15

IDE\_CS0#

IDE\_CS1#

IDE\_IOR0#

IDE IOW0#

IDE\_DREQ0

IDE\_DACK0#

IDE\_IORDY0

IDE\_RST#

IRQ14

Name

Bit

25

24

# AC97CKEN (Enable AC97\_CLK Output). This bit enables the output drive of AC97\_CLK (ball P31). TFTIDE (TFT/IDE). Determines whether certain balls are used for TFT signals or for IDE signals. Note that there are no 1: CRT, GPIO and TFT Signals Name TFTD3 TFTD2 TFTD4 TFTD6

#### Table 4-2. Pin Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

TFTD16

TFTD14

TFTD12

CLK27M

IRQ9

INTD#

GPIO40

GPIO41

TFTD13

TFTD15

TFTD17

TFTD7

TFTD5

TFTDE

TFTD9

TFTD8

TFTD0

TFTDCK

TFTD11

TFTD1

TFTD10

DDC\_SDA

DDC\_SCL

FP\_VDD\_ON

	Description						
	•	rallel Port). Determine TFT_PRSNT strap (ba		used for TFT/VOP or I	PP/ACB1. This bit is set to 1 at		
	Ball #	0: PP/ACB1/FPC	l	1: TFT/VOP			
		Name	Add'l Dependencies	Name	Add'l Dependencies		
	H2 / D10	GPIO1	PMR[13] = 0	TFTD12	PMR[15] = 0		
		IOCS1#	PMR[13] = 1	GPIO1	PMR[15] = 1 and PMR[13] =		
				IOCS1#	PMR[15] = 1 and PMR[13] =		
	H3 / A9	GPIO20	PMR[7] = 0	TFTD0	PMR[15] = 0		
	1107 40	DOCCS#	PMR[7] = 1	GPIO20	PMR[15] = 1 and PMR[7] =		
				DOCCS#	PMR[15] = 1 and PMR[7] =		
	J4 / A10	GPIO17	PMR[5] = 0	TFTDCK	PMR[15] = 0		
		IOCS0#	PMR[5] = 1	GPIO17	PMR[15] = 1  and  PMR[5] =		
				IOCS0#	PMR[15] = 1 and PMR[5] =		
	T1 / B17	BUSY/WAIT#	Note 1	TFTD3	PMR[15] = 0 and Note 1		
		F_C/BE1#	Note 2	VOPD2	PMR[15] = 1 and Note 1		
	T3 / D17	PE	Note 1	TFTD14	Note 1		
		F_C/BE2#	Note 2				
	T4 / C17	SLCT	Note 1	TFTD15	Note 1		
	17,017	F_C/BE3#	Note 2		Note 1		
	111 / 410	—			Niete 1		
	U1 / A18	PD7	Note 1	TFTD13	Note 1		
		F_AD7	Note 2				
	U3 / B18	ACK#	Note 1	TFTDE	PMR[15] = 0 and Note 1		
		FPCICLK	Note 2	VOPCK	PMR[15] = 1 and Note 1		
	V1 / C18	PD4	Note 1	TFTD10	Note 1		
		F_AD4	Note 2				
	V2 / C19	PD5	Note 1	TFTD11	Note 1		
	12/010	F_AD5	Note 2				
	V3 / A20	PD6	Note 1	TFTD1	PMR[15] = 0 and Note 1		
	V3/A20						
		F_AD6	Note 2	VOPD0	PMR[15] = 1 and Note 1		
	W1 / B20	SLIN#/ASTRB#	Note 1	TFTD16	Note 1		
		F_IRDY#	Note 2				
	W2 / C20	PD3	Note 1	TFTD9	Note 1		
		F_AD3	Note 2				
	W3 / D20	PD2	Note 1	TFTD8	PMR[15] = 0 and Note 1		
		F_AD2	Note 2	VOPD7	PMR[15] = 1 and Note 1		
	Y1 / A21	PD1	Note 1	TFTD7	PMR[15] = 0 and Note 1		
		F_AD1	Note 2	VOPD6	PMR[15] = 1 and Note 1		
	Y3 / B21	INIT#	Note 1	TFTD5	PMR[15] = 0 and Note 1		
	10/021	SMI_O	Note 2	VOPD4	PMR[15] = 0 and Note 1 PMR[15] = 1 and Note 1		
	A A 1 / 001	_					
ļ	AA1 / C21	PD0	Note 1	TFTD6	PMR[15] = 0 and Note 1		
ļ		F_AD0	Note 2	VOPD5	PMR[15] = 1 and Note 1		
	AA3 / D21	ERR#	Note 1	TFTD4	PMR[15] = 0 and Note 1		
		F_C/BE0#	Note 2	VOPD3	PMR[15] = 1 and Note 1		
	AB1 / A22	STB#/WRITE#	Note 1	TFTD17	None		
		F_FRAME#	Note 2				
	AB2 / D22	AFD#/DSTRB#	Note 1	TFTD2	PMR[15] = 0 and Note 1		
		INTR_O	Note 2	VOPD1	PMR[15] = 1 and Note 1		
	AJ13 / N31	AB1C	None	GPIO20	PMR[15] = 0  and  PMR[7] =		
	AJ13/NST	ADIC	None				
				DOCCS#	PMR[15] = 0  and  PMR[7] =		
				AB1C	PMR[15] = 1 (Note 3)		
	AL12 / N30	AB1D	None	GPIO1	PMR[15] = 0 and PMR[13] =		
				IOCS1#	PMR[15] = 0 and PMR[13] =		
				AB1D	PMR[15] = 1		
	AL16 / V30	GXCLK	PMR[29] = 0	FP_VDD_ON	PMR[15] = 0		
		TEST3	PMR[29] = 1	GXCLK	PMR[15] = 1		
	Note: 1. PMF	$R[27] = 0$ and $FPCI_M$	ON = 0				
		$R[27] = 1 \text{ or FPCI_MOI}$					
			not available if PMR[23] = 1	and $PMR[15] = 0$			

#### Table 4-2. Pin Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

74

Bit	Description							
22	<b>RSVD (Reserved).</b> Must be set equal to PMR[14] (LPCSEL). The LPC_ROM strap (ball D6) determines the power-on rese (POR) state of PMR[14] and PMR[22].							
21	IOCSEL (Selec	t I/O Commands). Se	lects ball functions.					
	Ball #	0: I/O Command Name	Signals Add'l Dependencies	1: GPIO Signals Name	Add'l Dependencies			
	F1 / D9	IOR# DOCR#	PMR[2] = 0 PMR[2] = 1	GPIO14 Undefined	PMR[2] = 1 PMR[2] = 0			
	G3 / A8	IOW# DOCW#	PMR[2] = 0 PMR[2] = 1	GPIO15 Undefined	PMR[2] = 1 PMR[2] = 0			
20	Reserved. Mus	t be set to 0.						
19	AB2SEL (Selec	t ACCESS.bus 2). Se	lects ball functions.					
	Ball #	0: GPIO Signals Name	Add'l Dependencies	1: ACCESS.bus Name	2 Signals Add'l Dependencies			
	AJ12 / N29	GPIO12	None	AB2C	None			
	AL11 / M29	GPIO13	None	AB2D	None			
18			s). Selects ball functions.					
-	Ball #	0: GPIO, IDE Sig		1: Serial Port Sig	Inals			
		Name	Add'l Dependencies	Name	Add'l Dependencies			
	AH3 / D28	GPIO6 IDE_IOR1#	PMR[8] = 0 PMR[8] = 1	DTR2#/BOUT2 SDTEST5	PMR[8] = 0 PMR[8] = 1			
	AG4 / C28	GPIO9 IDE_IOW1#	PMR[8] = 0 PMR[8] = 1	DCD2# SDTEST2	PMR[8] = 0 PMR[8] = 1			
	AJ1 / B29	GPIO10 IDE_IORDY1	PMR[8] = 0 PMR[8] = 1	DSR2# SDTEST1	PMR[8] = 0 PMR[8] = 1			
	H30 / AJ8	GPIO11 IRQ15	PMR[8] = 0 PMR[8] = 1	RI2# Undefined	PMR[8] = 0 PMR[8] = 1			
17	SP2CRSEL (Se	elect SP2 Flow Contro	ol). Selects ball functions.					
	Ball #	0: GPIO, IDE Sig		1: Serial Port Sig	nals			
		Name	Add'l Dependencies	Name	Add'l Dependencies			
	AH4 / C30	GPIO7 IDE_DACK1#	PMR[8] = 0 PMR[8] = 1	RTS2# SDTEST0	PMR[8] = 0 PMR[8] = 1			
	AJ2 / C31	GPIO8 IDE_DREQ1	PMR[8] = 0 PMR[8] = 1	CTS2# SDTEST4	PMR[8] = 0 PMR[8] = 1			
16	SP1SEL (Selec	t SP1 Additional Pin)	. Selects ball function.					
	Ball #	0: GPIO Signal		1: Serial Port Sig	ynal			
		Name	Add'l Dependencies	Name	Add'l Dependencies			
15	A28 / AG1 VOPS (Video C PMR[23] for def	• • •	None elect VOP signals instead of	DTR1#/BOUT1 TFT signals. Works in	None conjunction with PMR[23], see			
14		ct LPC Bus). Selects b	all functions. The LPC_ROM	l strap (ball D6) determ	nines the power-on reset (POP			
	Ball #	0: GPIO Signals Name	Add'l Dependencies	1: LPC Signals Name	Add'l Dependencies			
	AJ11 / M28	GPIO32	PMR[22] = 0	LAD0	PMR[22] = 1			
	AL10 / L31	GPIO33	PMR[22] = 0	LAD1	PMR[22] = 1			
	AK10 / L30	GPIO34	PMR[22] = 0	LAD2	PMR[22] = 1			
	AJ10 / L29	GPIO35	PMR[22] = 0	LAD3	PMR[22] = 1			
	AL9 / L28	GPIO36	PMR[22] = 0	LDRQ#	PMR[22] = 1			
	AK9 / K31	GPIO37	PMR[22] = 0	LFRAME#	PMR[22] = 1			
	AJ9 / K28	GPIO38/IRRX2	PMR[22] = 0	LPCPD#	PMR[22] = 1			
	AL8 / J31	GPIO39	PMR[22] = 0	SERIRQ	PMR[22] = 1			
13					nction with PMR[23], see PMR			

#### Table 4-2. Pin Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

AMD Geode™ SC1200/SC1201 Processor Data Book

Bit	Description										
12	TRDESEL (Sel	ect TRDE#). Selects b	call function.								
	Ball #	0: Sub-ISA Sign		1: GPIO Signal							
		Name	Add'l Dependencies	Name	Add'l Dependencies						
	H1 / D11	TRDE#	None	GPIO0	None						
11	EIDE (Enable I	DE Outputs). This bit	enables IDE output signals.								
	0: IDE signals are HiZ. Other signals multiplexed on the same balls are HiZ until this bit is set. (without regard to bit 24 of this register). This bit does not control IDE channel 1 control signals selected by bit 8 of this register.										
	1: Signals are	enabled.									
10	ETFT (Enable T by PMR[23].	FFT Outputs). This bi	t enables TFT output signals,	that are multiplexed v	with the Parallel Port and controlled						
	0: Signals TFT	D[17:0], TFTDE and <sup>-</sup>	FFTDCK are set to 0.								
	1: Signals TFT	D[17:0], TFTDE and <sup>-</sup>	FFTDCK are enabled.								
	Note: TFTDO	CK that is multiplexed	on IDE_RST# (ball AA1) is als	so enabled by this bit							
9	IOCHRDY (Sele	ect IOCHRDY). Select	s ball function.								
	Ball #	0: PCI, GPIO Sig Name	nal Add'l Dependencies	1: Sub-ISA Sigr Name	nal Add'l Dependencies						
	H4 / C9	GPIO19	PMR[4] = 0	IOCHRDY	PMR[4] = 1						
		INTC#	PMR[4] = 1	Undefined	PMR[4] = 0						
8	•	ct IDE Channel 1). Se MR[18] and PMR[17]		ball functions. Work	s in conjunction with PMR[18] and						
7	DOCCSSEL (S PMR[23] for def	,	cts DOCCS# or GPIO20 ball 1	functions. Works in c	onjunction with PMR[23], see						
6	SP3SEL (Selec	t UART3). Selects ba	Il functions.								
	Ball #	0: IR Signals	Addil Denendensise	1: Serial Port S	•						
		Name	Add'I Dependencies	Name	Add'I Dependencies						
	J28 / AK8	IRRX1	None	SIN3	None						
	J3 / C11	IRTX	None	SOUT3	None						
5	IOCSUSEL (Se	,	ball function. Works in conjur								
			Il function. Works in conjunction	on with PMR[9], see	PMR[9] for definition.						
4		,	······		Reserved. Write as read.						
4 3	Reserved. Writ	e as read.									
4	Reserved. Writ DOCWRSEL (S PMR[21], see P	e as read. Gelect DiskOnChip and MR[21] for definition.		<b>ines</b> ). Selects ball fu	nctions. Works in conjunction with						
4 3 2 1	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ	e as read. Elect DiskOnChip at MR[21] for definition. e as read.	nd NAND Flash Command L	ines). Selects ball fu	nctions. Works in conjunction with						
4 3 2	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S	e as read. Select DiskOnChip an MR[21] for definition. e as read. Select PC_BEEP). Se	nd NAND Flash Command L	ines). Selects ball fu	nctions. Works in conjunction with						
4 3 2 1	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S	e as read. select DiskOnChip an MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal	nd NAND Flash Command L	1: Audio Signal							
4 3 2 1	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S Ball #	e as read. select DiskOnChip and MR[21] for definition. e as read. Select PC_BEEP). Set 0: GPIO Signal Name	nd NAND Flash Command L elects ball function. Add'l Dependencies	1: Audio Signal Name	Add'l Dependencies						
4 3 2 1	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S	e as read. select DiskOnChip an MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal	nd NAND Flash Command L	1: Audio Signal							
4 3 2 1 0	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S Ball # AL15 / V31 h-37h	e as read. select DiskOnChip an MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal Name GPIO16 F_DEVSEL# Miscellane	nd NAND Flash Command L elects ball function. Add'l Dependencies FPCI_MON = 0	1: Audio Signal Name PC_BEEP F_DEVSEL#	Add'l Dependencies FPCI_MON] = 0						
4 3 2 1 0	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S Ball # AL15 / V31 h-37h reset value: The E	e as read. select DiskOnChip at MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal Name GPIO16 F_DEVSEL# Miscellane SOOT16 strap pin sele Strap Status. (Read	hd NAND Flash Command L elects ball function. Add'I Dependencies FPCI_MON = 0 FPCI_MON = 1 eous Configuration Register ects "Enable 16-Bit Wide Boot	1: Audio Signal Name PC_BEEP F_DEVSEL# - MCR (R/W) Memory".	Add'I Dependencies FPCI_MON] = 0 FPCI_MON = 1						
4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Reserved. Writ         DOCWRSEL (S         PMR[21], see P         Reserved. Writ         PCBEEPSEL (S         Ball #         AL15 / V31         h-37h         reset value: The E         DID0 (Ball C5)         conjunction with         FPCI_MON (Ball Indicates if Fast	e as read. select DiskOnChip at MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal Name GPIO16 F_DEVSEL# Miscellane SOOT16 strap pin sele Strap Status. (Read h bit 29. II A4) Strap Status. (	hd NAND Flash Command L elects ball function. Add'I Dependencies FPCI_MON = 0 FPCI_MON = 1 eous Configuration Register ects "Enable 16-Bit Wide Boot Only) Represents the value o Read Only) Represents the v	1: Audio Signal Name PC_BEEP F_DEVSEL# - MCR (R/W) Memory". f the strap that is latc ralue of the strap that Port and some audio	Add'I Dependencies FPCI_MON] = 0 FPCI_MON = 1 Reset Value: 0000001h hed after power-on reset. Read in : is latched after power-on reset. signals) are enabled. The state of						
4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31	Reserved. Writ DOCWRSEL (S PMR[21], see P Reserved. Writ PCBEEPSEL (S Ball # AL15 / V31 h-37h reset value: The E DID0 (Ball C5) conjunction with FPCI_MON (Ba Indicates if Fast this bit along wi	e as read. select DiskOnChip an MR[21] for definition. e as read. Select PC_BEEP). Se 0: GPIO Signal Name GPIO16 F_DEVSEL# Miscellane Strap Status. (Read bit 29. II A4) Strap Status. ( -PCI monitoring output th PMR[27] control the Strap Status. (Read	nd NAND Flash Command L elects ball function. Add'I Dependencies FPCI_MON = 0 FPCI_MON = 1 cous Configuration Register ects "Enable 16-Bit Wide Boot Only) Represents the value o Read Only) Represents the v it signals (instead of Parallel F e Fast-PCI monitoring function	1: Audio Signal Name PC_BEEP F_DEVSEL# - MCR (R/W) Memory". If the strap that is latc ralue of the strap that Port and some audio n. See PMR[27] defin	Add'I Dependencies FPCI_MON] = 0 FPCI_MON = 1 Reset Value: 0000001h hed after power-on reset. Read in : is latched after power-on reset. signals) are enabled. The state of						

#### Table 4-2. Pin Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

Bit	Description
19:18	PLL1 and TV Encoder Clock Frequency. PLL1 supplies the clock for the TV Encoder.
	00: TV Encoder clock is 27 MHz from crystal oscillator. PLL1 is powered down.
	01: TV Encoder clock is PLL1 output. PLL1 output is 27 MHz.
	10: TV Encoder clock is PLL1 output. PLL1 output is 24.545454 MHz.
	11: TV Encoder clock is PLL1 output. PLL1 output is 29.5 MHz.
17	HSYNC Timing. HSYNC timing control for TFT.
••	0: HSYNC timing suited for CRT.
	1: HSYNC timing suited for TFT.
16	Delay HSYNC. HSYNC delay by two TFT clock cycles.
10	0: There is no delay on HSYNC.
	<ol> <li>HYSNC is delayed twice by rising edge of TFT clock. Enables delay between VSYNC and HSYNC suited for TFT display.</li> </ol>
15	Reserved. Write as read.
14	<b>IBUS16 (Invert BUS16).</b> This bit inverts the meaning of MCR[3] (bit 3 of this register).
	0: BUS16 is as described for MCR[3].
	<ol> <li>BUS16 meaning is inverted: if MCR[3] = 0, ROMCS# access is 16 bits wide; if MCR[3] = 1, ROMCS# access is 8 bits</li> </ol>
	wide.
13	Reserved. Must be set to 0.
12	IO1ZWS (Enable ZWS# for IOCS1# Access). This bit enables internal activation of ZWS# (Zero Wait States) control for IOCS1# access.
	0: ZWS# is not active for IOCS1# access.
	1: ZWS# is active for IOCS1# access.
11	<b>IO0ZWS (Enable ZWS# for IOCS0# Access).</b> This bit enables internal activation of ZWS# (Zero Wait States) control for IOCS0# access.
	0: ZWS# is not active for IOCS0# access.
	1: ZWS# is active for IOCS0# access.
10	<b>DOCZWS (Enable ZWS# for DOCCS# Access).</b> This bit enables internal activation of ZWS# (Zero Wait States) control for DOCCS# access.
	0: ZWS# is not active for DOCCS# access.
	1: ZWS# is active for DOCCS# access.
9	<b>ROMZWS (Enable ZWS# for ROMCS# Access).</b> This bit enables internal activation of ZWS# (Zero Wait States) control for ROMCS# access.
	0: ZWS# is not active for ROMCS# access.
	1: ZWS# is active for ROMCS# access.
8	IO1_16 (Enable 16-Bit Wide IOCS1# Access). This bit enables the 16-line access to IOCS1# in the Sub-ISA interface.
	0: 8-bit wide IOCS1# access is used.
	1: 16-bit wide IOCS1# access is used.
7	IO0_16 (Enable 16-Bit Wide IOCS0# Access). This bit enables the 16-line access to IOCS0# in the Sub-ISA interface.
	0: 8-bit wide IOCS0# access is used.
	1: 16-bit wide IOCS0# access is used.
6	DOC16 (Enable 16-Bit Wide DOCCS# Access). This bit enables the 16-line access to DOCCS# in the Sub-ISA interface
0	0: 8-bit wide DOCCS# access is used.
	1: 16-bit wide DOCCS# access is used.
Б	
5	Reserved. Write as read.
4	IRTXEN (Infrared Transmitter Enable). This bit enables drive of Infrared transmitter output.
	0: IRTX+SOUT3 line (ball C11) is HiZ.
	1: IRTX+SOUT3 line (ball C11) is enabled.

Bit	Description	Description					
3	<b>BUS16 (16-Bit Wide Boot Memory). (Read Only)</b> This bit reports the status of the BOOT16 strap (ball C8). If the BOOT16 strap is pulled high, at reset 16-bit access to ROM in the Sub-ISA interface is enabled. MCR[14] = 1 inverts the meaning of this register.						
2:1	0: 8-bit wide ROM.						
	1: 16-bit wide ROM.						
	Reserved. Write as rea	ıd.					
0			orks in conjunction with the GX1 when the GX1 module is a PCI	I module's PCI Control Function 2 Regis slave.			
		sconnect on boundaries set t	by bits [3:2] of the GX1 module?	s PCI Control Function 2 register (Index			
		on boundaries set by bits [3: e boundary of 16 bytes.	2] of the GX1 module's PCI Cor	ntrol Function 2 register. Read discon-			
	1x: Read and Write dis	sconnect on cache line bound	dary of 16 bytes.				
	This bit is reset to 1.						
	All PCI bus masters (including SC1200/SC1201 processor's on-chip PCI bus masters, e.g., the USB Controller) must be dis- abled while modifying this bit. When accessing this register while any PCI bus master is enabled, use read-modify-write to ensure these bit contents are unchanged.						
		-	5 ;				
This registother inter	ensure these bit conter 8h ster selects the IRQ signal errupt sources.	Interrupt Selection of the combined WATCHDO	Register - INTSEL (R/W)	<b>Reset Value: 00h</b> terrupt. This interrupt is shareable with			
This regi	ensure these bit conter 8h ster selects the IRQ signal	Interrupt Selection of the combined WATCHDO	Register - INTSEL (R/W)	Reset Value: 00h			
This registother inter	ensure these bit conter 8h ster selects the IRQ signal errupt sources.	Interrupt Selection of the combined WATCHDO	Register - INTSEL (R/W)	Reset Value: 00h			
This regis other inte 7:4	ensure these bit conter  8h ster selects the IRQ signal errupt sources.  Reserved. Write as rea	Interrupt Selection of the combined WATCHDO	Register - INTSEL (R/W)	Reset Value: 00h			
This regis other inte 7:4	ensure these bit conter         8h         ster selects the IRQ signal         errupt sources.         Reserved. Write as rea         CBIRQ. Configuration I	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt.	Register - INTSEL (R/W) G and High-Resolution timer in	<b>Reset Value: 00h</b> terrupt. This interrupt is shareable with			
This regis other inte 7:4	ensure these bit conter  8  ster selects the IRQ signal errupt sources.  Reserved. Write as rea  CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14			
This regist other inte 7:4 3:0	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10 1011: IRQ11	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved			
other inte 7:4	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14			
This registother interest of the second seco	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3 9h-3Bh Ch	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7 Reserv	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10 1011: IRQ11 ed - RSVD Jumber Register - ID (RO)	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14			
This registother interest 7:4 3:0 Offset 30 Offset 30 This registother 31	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3 9h-3Bh Ch ster identifies the device. S Dh	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7 Reserv Device Identification N 5C1200 = 04h. SC1201 = 05h	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10 1011: IRQ11 ed - RSVD Jumber Register - ID (RO) n.	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14 1111: IRQ15			
This regis other inte 7:4 3:0 Offset 30 Offset 30 Offset 31 This regis Offset 31	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3 9h-3Bh Ch ster identifies the device. S Dh	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7 Reserv Device Identification N SC1200 = 04h. SC1201 = 05h Revision Revision Revision Revision Revision Revision Revision Revision Revision Revision Revision. See the AMD Geode	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10 1011: IRQ11 ed - RSVD Jumber Register - ID (RO) n.	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14 1111: IRQ15 Reset Value: xxh			
This regis other inte 7:4 3:0 Offset 30 Offset 30 Offset 31 This regis Offset 31	ensure these bit conter 8h ster selects the IRQ signal errupt sources. Reserved. Write as rea CBIRQ. Configuration B 0000: Disable 0001: IRQ1 0010: Reserved 0011: IRQ3 9h-3Bh Ch ster identifies the device. S Dh ster identifies the device re Eh-3Fh ster sets the base address	Interrupt Selection I of the combined WATCHDO ad. Block Interrupt. 0100: IRQ4 0101: IRQ5 0110: IRQ6 0111: IRQ7 Reserv Device Identification N C1200 = 04h. SC1201 = 05h Revision Res vision. See the AMD Geode 3 Configuration Base Add of the Configuration block.	Register - INTSEL (R/W) G and High-Resolution timer in 1000: IRQ8# 1001: IRQ9 1010: IRQ10 1011: IRQ11 ed - RSVD Jumber Register - ID (RO) 1. gister - REV (RO) ™ SC1200/SC1201 Processor S	Reset Value: 00h terrupt. This interrupt is shareable with 1100: IRQ12 1101: Reserved 1110: IRQ14 1111: IRQ15 Reset Value: xxh Specification Update document for value Reset Value: xxh			

#### Table 4-2. Pin Multiplexing, Interrupt Selection, and Base Address Registers (Continued)

## 4.3 WATCHDOG

The SC1200/SC1201 processor includes a WATCHDOG function to serve as a fail-safe mechanism in case the system becomes hung. When triggered, the WATCHDOG mechanism returns the system to a known state by generating an interrupt, an SMI, or a system reset (depending on configuration).

#### 4.3.1 Functional Description

WATCHDOG is enabled when the WATCHDOG Timeout (WDTO) register (Offset 00h) is set to a non-zero value. The WATCHDOG timer starts with this value and counts down until either the count reaches 0, or a trigger event restarts the count (with the WDTO register value).

The WATCHDOG timer is restarted in any of the following cases:

- The WDTO register is set with a non-zero value.
- The WATCHDOG timer reaches 0 and the WATCHDOG Overflow bit, WDOVF (Offset 04h[0]), is 0.

The WATCHDOG function is disabled in any of the following cases:

- System reset occurs.
- The WDTO register is set to 0.
- The WDOVF bit is already 1 when the timer reaches 0.

#### 4.3.1.1 WATCHDOG Timer

The WATCHDOG timer is a 16-bit down counter. Its input clock is a 32 KHz clock divided by a predefined value (see WDPRES field, Offset 02h[3:0]). The 32 KHz input clock is enabled when either:

• The GX1 module's internal SUSPA# signal is 1.

or

• The GX1 module's internal SUSPA# signal is 0 and the WD32KPD bit (Offset 02h[8]) is 0.

32579B

The 32 KHz input clock is disabled, when:

• The GX1 module's internal SUSPA# signal is 0 and the WD32KPD bit is 1.

For more information about signal SUSPA#, refer to the AMD Geode<sup>TM</sup> GX1 Processor Data Book.

When the WATCHDOG timer reaches 0:

- If the WDOVF bit in the WDSTS register (Offset 04h[0]) is 0, an interrupt, an SMI or a system reset is generated, depending on the value of the WDTYPE1 field in the WDCNFG register (Offset 02h[5:4]).
- If the WDOVF bit in the WDSTS register is already 1 when the WATCHDOG timer reaches 0, an interrupt, an SMI or a system reset is generated according to the WDTYPE2 field (Offset 02h[7:6]), and the timer is disabled. The WATCHDOG timer is re-enabled when a non-zero value is written to the WDTO register (Offset 00h).

The interrupt or SMI is de-asserted when the WDOVF bit is set to 0. The reset generated by the WATCHDOG function is used to trigger a system reset via the Core Logic module. The value of the WDOVF bit, the WDTYPE1 field, and the WDTYPE2 field are not affected by a system reset (except when generated by power-on reset).

The SC1200/SC1201 processor also allows no action to be taken when the timer reaches 0 (according to WDTYPE1 field and WDTYPE2 field). In this case only the WDOVF bit is set to 1.




Figure 4-1. WATCHDOG Block Diagram

#### WATCHDOG Interrupt

The WATCHDOG interrupt (if configured and enabled) is routed to an IRQ signal. The IRQ signal is programmable via the INTSEL register (Offset 38h, described in Table 4-2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72). The WATCHDOG interrupt is a shareable, active low, level interrupt.

#### WATCHDOG SMI

The WATCHDOG SMI is recognized by the Core Logic module as internal input signal EXT\_SMI0#. To use the WATCHDOG SMI, Core Logic registers must be configured appropriately.

#### 4.3.2 WATCHDOG Registers

Table 4-3 describes the WATCHDOG registers.

#### 4.3.2.1 Usage Hints

- SMM code should set bit 8 of the WDCNFG register to 1 when entering ACPI C3 state, if the WATCHDOG timer is to be suspended. If this is not done, the WATCHDOG timer is functional during C3 state.
- SMM code should set bit 8 of the WDCNFG register to 1, when entering ACPI S1 and S2 states if the WATCHDOG timer is to be suspended. If this is not done, the WATCHDOG timer is functional during S1 and S2 states.

#### Table 4-3. WATCHDOG Registers

Bit	Description						
<b>Offset 00</b> This regis	• • • • •		HDOG Timeout Re	gister - WDTO (R/W)	Reset Value: 0000h		
15:0	Programmed t	imeout period.					
	ter selects the sig		when the timer reach	egister - WDCNFG (R/W) es 0, whether or not to disable the	Reset Value: 0000h e 32 KHz input clock during low		
15:9	Reserved. Writ	te as read.					
8	WD32KPD (WA	ATCHDOG 32 KHz F	ower Down).				
	0: 32 KHz clo	ck is enabled.					
	1: 32 KHz clo	ck is disabled, when	the GX1 module ass	erts its internal SUSPA# signal.			
	This bit is cleared to 0, when POR# is asserted or when the GX1 module de-asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.3.2.1 "Usage Hints" on page 80.						
7:6	WDTYPE2 (WATCHDOG Event Type 2).						
	00: No action						
	01: Interrupt						
	10: SMI						
	11: System reset						
	This field is reset to 0 when POR# is asserted. Other system resets do not affect this field.						
5:4	WDTYPE1 (WATCHDOG Event Type 1).						
	00: No action						
	01: Interrupt						
	10: SMI						
	11: System reset						
	This field is reset to 0 when POR# is asserted. Other system resets do not affect this field. WDPRES (WATCHDOG Timer Prescaler). Divide 32 KHz by:						
3:0	-			-			
	0000: 1	0100: 16	1000: 256	1100: 4096			
	0001:2	0101: 32	1001: 512	1101: 8192			
	0010: 4	0110: 64	1010: 1024	1110: Reserved			
	0011: 8	0111: 128	1011: 2048	1111: Reserved			

Table 4-3. WATCHDOG Registers (Continued)						
Bit	Description					
	Offset 04hWATCHDOG Status Register - WDSTS (R/WC)Reset Value: 00hThis register contains WATCHDOG status information.					
7:4	Reserved. Write as read.					
3	3 <b>WDRST (WATCHDOG Reset Asserted). (Read Only)</b> This bit is set to 1 when WATCHDOG Reset is asserted. It is set to 0 when POR# is asserted, or when the WDOVF bit is set to 0.					
2	WDSMI (WATCHDOG SMI Asserted). (Read Only) This bit is set to 1 when WATCHDOG SM when POR# is asserted, or when the WDOVF bit is set to 0.	MI is asserted. It is set to 0				

#### 1 WDINT (WATCHDOG Interrupt Asserted). (Read Only) This bit is set to 1 when the WATCHDOG Interrupt is asserted. It is set to 0 when POR# is asserted, or when the WDOVF bit is set to 0. 0 WDOVF (WATCHDOG Overflow). This bit is set to 1 when the WATCHDOG Timer reaches 0. It is set to 0 when POR# is asserted, or when a 1 is written to this bit by software. Other system reset sources do not affect this bit. Offset 05h-07h **Reserved - RSVD**

#### 4.4 **High-Resolution Timer**

The SC1200/SC1201 processor provides an accurate time value that can be used as a time stamp by system software. This time is called the High-Resolution Timer. The length of the timer value can be extended via software. It is normally enabled while the system is in the C0 and C1 states. Optionally, software can be programmed to enable use of the High-Resolution Timer during C3 state and/or S1 state as well. In all other power states the High-Resolution Timer is disabled.

#### 4.4.1 **Functional Description**

The High-Resolution Timer is a 32-bit free-running countup timer that uses the oscillator clock or the oscillator clock divided by 27. Bit TMCLKSEL of the TMCNFG register (Offset 0Dh[1]) can be set via software to determine which clock should be used for the High-Resolution Timer.

When the most significant bit (bit 31) of the timer changes from 1 to 0, bit TMSTS of the TMSTS register (Offset 0Ch[0]) is set to 1. When both bit TMSTS and bit TMEN (Offset 0Dh[0]) are 1, an interrupt is asserted. Otherwise, the interrupt is de-asserted. This interrupt enables software emulation of a larger timer.

The High-Resolution Timer interrupt is routed to an IRQ signal. The IRQ signal is programmable via the INTSEL register (Offset 38h). For more information about this register, see section Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72.

System software uses the read-only TMVALUE register (Offset 08h[31:0]) to read the current value of the timer. The TMVALUE register has no default value.

The input clock (derived from the 27 MHz crystal oscillator) is enabled when:

The GX1 module's internal SUSPA# signal is 1.

or

 The GX1 module's internal SUSPA# signal is 0 and bit TM27MPD (Offset 0Dh[2]) is 0.

The input clock is disabled, when the GX1 module's internal SUSPA# signal is 0 and the TM27MPD bit is 1.

For more information about signal SUSPA# see Section 4.4.2.1 "Usage Hints" on page 81 and the AMD Geode™ GX1 Processor Data Book.

The High-Resolution Timer function resides on the internal Fast-PCI bus and its registers are in General Configuration Block address space. Only one complete register should be accessed at-a-time (e.g., DWORD access should be used for DWORD wide registers and byte access should be used for byte-wide registers).

#### 4.4.2 **High-Resolution Timer Registers**

Table 4-4 on page 82 describes the registers for the High-Resolution Timer (TIMER).

#### 4.4.2.1 **Usage Hints**

- SMM code should set bit 2 of the TMCNFG register to 1 when entering ACPI C3 state if the High-Resolution Timer should be disabled. If this is not done, the High-Resolution Timer is functional during C3 state.
- SMM code should set bit 2 of the TMCNFG register to 1 when entering ACPI S1 state if the High-Resolution Timer should be disabled. If this is not done, the High-Resolution Timer is functional during S1 state.


32579B

## Table 4-4. High-Resolution Timer Registers

	Description	
Offset 08 This regis	Sh-OBh         TIMER Value Register - TMVALUE (RO)         Res           ster contains the current value of the High-Resolution Timer.         Res	set Value: xxxxxxxxh
31:0	Current Timer Value.	
Offset 00 This regis	TIMER Status Register - TMSTS (R/W) ster supplies the High-Resolution Timer status information.	Reset Value: 00h
7:1	Reserved.	
0	<b>TMSTS (TIMER Status).</b> This bit is set to 1 when the most significant bit (bit 31) of the timer change cleared to 0 upon system reset or when 1 is written by software to this bit.	es from 1 to 0. It is
Offset 0E This regis power sta	ster enables the High-Resolution Timer interrupt; selects the Timer clock; and disables the 27 MHz inte	Reset Value: 00h rnal clock during low
•		
7:3	Reserved.	
7:3	Reserved.           TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"	
	TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when	
	TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"	
	TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"         0:       27 MHz input clock is enabled.	
2	<ul> <li>TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"</li> <li>0: 27 MHz input clock is enabled.</li> <li>1: 27 MHz input clock is disabled when the GX1 module asserts its internal SUSPA# signal.</li> </ul>	
2	<ul> <li>TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"</li> <li>0: 27 MHz input clock is enabled.</li> <li>1: 27 MHz input clock is disabled when the GX1 module asserts its internal SUSPA# signal.</li> <li>TMCLKSEL (TIMER Clock Select).</li> </ul>	
2	<ul> <li>TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"</li> <li>0: 27 MHz input clock is enabled.</li> <li>1: 27 MHz input clock is disabled when the GX1 module asserts its internal SUSPA# signal.</li> <li>TMCLKSEL (TIMER Clock Select).</li> <li>0: Count-up timer uses the oscillator clock divided by 27.</li> </ul>	
2	TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"         0:       27 MHz input clock is enabled.         1:       27 MHz input clock is disabled when the GX1 module asserts its internal SUSPA# signal.         TMCLKSEL (TIMER Clock Select).       0:         0:       Count-up timer uses the oscillator clock divided by 27.         1:       Count-up timer uses the oscillator clock, 27 MHz clock.	
2	<ul> <li>TM27MPD (TIMER 27 MHz Power Down). This bit is cleared to 0 when POR# is asserted or when asserts its internal SUSPA# signal (i.e., on SUSPA# rising edge). See Section 4.4.2.1 "Usage Hints"</li> <li>0: 27 MHz input clock is enabled.</li> <li>1: 27 MHz input clock is disabled when the GX1 module asserts its internal SUSPA# signal.</li> <li>TMCLKSEL (TIMER Clock Select).</li> <li>0: Count-up timer uses the oscillator clock divided by 27.</li> <li>1: Count-up timer uses the oscillator clock, 27 MHz clock.</li> <li>TMEN (TIMER Interrupt Enable).</li> </ul>	

## 4.5 Clock Generators and PLLs

This section describes the registers for the clocks required by the GX1 module, Core Logic module, and the Video Processor, and how these clocks are generated. See Figure 4-2 for a clock generation diagram. The clock generators are based on 32.768 KHz and 27.000 MHz crystal oscillators. The 32.768 KHz crystal oscillator is described in Section 5.5.2 "RTC Clock Generation" on page 105 (functional description of the RTC).



Note:  $V_{PLL2}$  powers PLL2 and PLL5.  $V_{PLL3}$  powers PLL3, PLL4, and PLL6.

Figure 4-2. Clock Generation Block Diagram

#### 4.5.1 27 MHz Crystal Oscillator

The internal oscillator employs an external crystal connected to the on-chip amplifier. The on-chip amplifier is accessible on the X27I input and X27O output signals. See Figure 4-3 for the recommended external circuit and Table 4-5 for a list of the circuit components.

Choose  $C_1$  and  $C_2$  capacitors to match the crystal's load capacitance. The load capacitance  $C_L$  "seen" by crystal Y is comprised of  $C_1$  in series with  $C_2$  and in parallel with the parasitic capacitance of the circuit. The parasitic capacitance is caused by the chip package, board layout and socket (if any), and can vary from 0 to 10 pF. The rule of thumb in choosing these capacitors is:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{PARASITIC}$$

Example 1:

Crystal C<sub>L</sub> = 10 pF, C<sub>PARASITIC</sub> = 8.2 pF C<sub>1</sub> = 3.6 pF, C<sub>2</sub> = 3.6 pF

Example 2:

Crystal C<sub>L</sub> = 20 pF, C<sub>PARASITIC</sub> = 8 pF C<sub>1</sub> = 24 pF, C<sub>2</sub> = 24 pF




Figure 4-3. Recommended Oscillator External Circuitry

Component	Parameters	Values	Tolerance	
Crystal	Resonance Frequency	27.00 MHz Parallel mode	50 PPM or better	
	Туре	AT-cut or BT-cut		
	Serial Resistance	40 Ω	Мах	
	Shunt Capacitance	7 pF	Мах	
	Load Capacitance, C <sub>L</sub>	10-20 pF		
	Temperature Coefficient	User-defined		
Resistor R <sub>1</sub>	Resistance	20 MΩ	5%	
Resistor R <sub>2</sub> <sup>1</sup>	Resistance	100 Ω	5%	
Capacitor C <sub>1</sub> <sup>1</sup>	Capacitance	3-24 pF	5%	
Capacitor C <sub>2</sub> <sup>1</sup>	Capacitance	3-24 pF	5%	

#### Table 4-5. Crystal Oscillator Circuit Components

1. The value of these components is recommended. It should be tuned according to crystal and board parameters.

#### 4.5.2 GX1 Module Core Clock

The core clock is generated by an Analog Delay Loop (ADL) clock generator from the internal Fast-PCI clock. The clock can be any whole number multiple of the input clock between 4 and 10. Possible values are listed in Table 4-6.

At power-on reset, the core clock multiplier value is set according to the value of four strapped balls - CLKSEL[3:0] (balls P30, D29, AF3, B8). These balls also select the clock which is used as input to the multiplier, as shown in Table 4-7.

#### 4.5.3 Internal Fast-PCI Clock

The internal Fast-PCI clock can be configured to 33, 48, or 66 MHz via strap options on the CLKSEL1 and CLKSEL0 balls. These can be read in the internal Fast-PCI Clock field in the CCFC register (GCB+I/O Offset 1Eh[9:8]). (See Table 4-8 on page 87 details on the CCFC register.)

### Table 4-6. Core Clock Frequency

32579B

ADL	Internal Fa	st-PCI Clock F	req. (MHz)
Multiplier Value	33.33	48	66.67
4	133.3	192	266.7
5	166.7	240	
6	200	288	
7	233.3		
8	266.7		
9			
10			

	Internal Fast-PCI Clock			
CLKSEL[3:0] Straps	Freq. (MHz) (GCB+I/O Offset 1Eh[9:8])	Multiply By	Multiplier Value (GCB+I/O Offset 1Eh[3:0])	Maximum Core Clock Freq. (MHz
0111	33.33	4	0100	133
1011		5	0101	167
1111		6	0110	200
0000		7	0111	233
0100	)	8	1000	266
1000		9	1001	Reserved
1100		10	1010	Reserved
0001	48	4	0100	192
0101		5	0101	240
1001		6	0110	288
1101		7	0111	Reserved
0110	66.67	4	0100	266
1010		5	0101	Reserved

#### Table 4-7. Strapped Core Clock Frequency

Note: Not all speeds are supported. For information on supported speeds, see Section A.1 "Order Information" on page 441.

#### 4.5.4 SuperI/O Clocks

The SuperI/O module requires a 48 MHz input for Fast infrared (FIR), UART, and other functions. This clock is supplied by PLL4 using a multiplier value of 576/(108x3) to generate 48 MHz.

#### 4.5.5 Core Logic Module Clocks

The Core Logic module requires the following clock sources:

#### Real-Time Clock (RTC)

RTC requires a 32.768 KHz clock which is supplied directly from an internal low-power crystal oscillator. This oscillator uses battery power and has very low current consumption.

#### USB

The USB requires a 48 MHz input which is supplied by PLL4. The required total frequency accuracy and slow jitter for USB is 500 PPM; edge to edge jitter is  $\pm 1.2\%$ .

#### ACPI

The ACPI logic block uses a 14.32 MHz clock supplied by PLL6. PLL6 creates this clock from the 32.768 KHz clock, with a multiplier value of 6992/4 to output a 57.278 MHz clock that is divided by 4.

#### **External PCI**

The PCI Interface uses a 33.3 MHz clock that is created by PLL5 and divided by 2. PLL5 uses the 27 MHz clock, to output a 66.67 MHz clock. PLL5 has a frequency accuracy of  $\pm$  0.1%.

#### AC97

The SC1200/SC1201 processor generates the 24.576 MHz clock required by the audio codec. Therefore, no crystal need be included for the audio codec on the system board.

PLL3 uses the crystal oscillator clock, to generate a 24.576 MHz clock. This clock is driven on the AC97\_CLK ball. The accuracy of the clock supplied by the SC1200/SC1201 processor is 50 PPM.

#### 4.5.6 Video Processor Clocks

The Video processor requires the following clock sources:

#### Dot

The Dot clock is generated by PLL2. It is supplied to the Display Controller in the GX1 module (DCLK) that creates the pixel information, and is returned to the Graphics block (PCLK) with this information. PLL2 uses the 27 MHz clock to generate the Dot clock.

#### Video

The Video clock source depends on the source of the video data.

- If the video data is coming from the GX1 module (Capture Video mode), the video clock is generated by the Display Controller.
- If the video data is coming directly from the VIP block (Direct Video mode), the Video Clock is generated by the VIP block.

The clock generator and PLL registers are described in Table 4-8.

Bit	Description	
0	Maximum Core Clock Multiplier Register - MCCM (RO) Rest or holds the maximum core clock multiplier value. The maximum clock frequency allowed by the y this value.	set Value: Strapped Value core, is the Fast-PCI clock
7:4	Reserved.	
3:0	<b>MCM (Maximum Clock Multiplier).</b> This 4-bit value is the maximum multiplier value allowed for is derived from strap pins CLKSEL[3:0] based on the multiplier value in Table 4-7 on page 85.	or the core clock generator. It
Offset 11h	Reserved - RSVD	
Offset 12h This registe	PLL Power Control Register - PPCR (R/W) r controls operation of the PLLs.	Reset Value: 2Fh
7	Reserved.	
6	EXPCID (Disable External PCI Clock).	
	0: External PCI clock is enabled.	
	1: External PCI clock is disabled.	
5	GPD (Disable Graphic Pixel Reference Clock).	
	0: PLL2 input clock is enabled.	
	1: PLL2 input clock is disabled.	
4	Reserved.	
3	PLL3SD (Shut Down PLL3). AC97 codec clock.	
	0: PLL3 is enabled.	
	1: PLL3 is shutdown.	
2	FM1SD (Shut Down PLL4).	
	0: PLL4 is enabled.	
	1: PLL4 is shutdown, unless internal Fast-PCI clock is strapped to 48 MHz.	
1	C48MD (Disable SuperI/O and USB Clock).	
	0: USB and SuperI/O clock is enabled.	
	1: USB and SuperI/O clock is disabled.	
0	Reserved. Write as read.	
Offset 13h	17h Reserved - RSVD	
Offset 18h	1Bh PLL3 Configuration Register - PLL3C (R/W)	Reset Value: E1040005h
31:24	MFFC (MFF Counter Value).	
	Fvco = OSCCLK * MFBC / (MFFC * MOC) OSCCLK = 27 MHz	
23:19	Reserved. Write as read.	
18:8	MFBC (MFB Counter Value).	
	Fvco = OSCCLK * MFBC / (MFFC * MOC) OSCCLK = 27 MHz	
	Note: Bits 18, 9, and 8 cannot be changed. Bit 18 is always a 1; bits 9 and 8 are always 0.	
7	Reserved. Write as read.	
6	Reserved. Must be set to 0.	
5:0	MOC (MO Counter Value).	
	Fvco = OSCCLK * MFBC / (MFFC * MOC) OSCCLK = 27 MHz	

Т

Г

Bit	Description				
Offset 1E This regis	h-1Fh Core Clock Frequency Control Register - CCFC (R/W) Reset Value: Strapped Value er controls the configuration of the core clock multiplier and the reference clocks.				
15:14	Reserved.				
13	Reserved. Must be set to 0.				
12	Reserved. Must be set to 0.				
11:10	Reserved.				
9:8	<b>FPCICK (Internal Fast-PCI Clock). (Read Only)</b> Reflects the internal Fast-PCI clock and is the input to the GX1 module that is used to generate the core clock. These bits reflect the value of strap pins CLKSEL[1:0].				
	00: 33.3 MHz				
	01: 48 MHz				
	10: 66.7 MHz				
	11: 33.3 MHz				
7:4	Reserved.				
3:0	<b>MVAL (Multiplier Value).</b> This 4-bit value controls the multiplier in ADL. The value is set according to the Maximum Clock Multiplier bits of the MCCM register (Offset 10h). The multiplier value should never be written with a multiplier which is different from the multiplier indicated in the MCCM register.				
	0100: Multiply by 4				
	0101: Multiply by 5				
	0110: Multiply by 6				
	0111: Multiply by 7				
	1000: Multiply by 8				
	1001: Multiply by 9				
	1010: Multiply by 10				
	Other: Reserved				

## Table 4-8. Clock Generator Configuration (Continued)

# SuperI/O Module

The SuperI/O (SIO) module is a PC98 and ACPI compliant SIO that offers a single-cell solution to the most commonly used ISA peripherals.

The SIO module incorporates: two Serial Ports, an Infrared Communication Port that supports FIR, MIR, HP-SIR, Sharp-IR, and Consumer Electronics-IR, a full IEEE 1284 Parallel Port, two ACCESS.bus Interface (ACB) ports, System Wakeup Control (SWC), and a Real-Time Clock (RTC) that provides RTC timekeeping.

#### **Outstanding Features**

- Full compatibility with ACPI Revision 1.0 requirements.
- System Wakeup Control powered by V<sub>SB</sub>, generates power-up request and a PME (power management event) in response to SDATA\_IN2 (an audio codec), IRRX1 (a pre-programmed CEIR), or a RI2# (serial port ring indicate) event.
- Advanced RTC, Y2K compliant.




Figure 5-1. SIO Block Diagram

## 5.1 Features

#### PC98 and ACPI Compliant

- PnP Configuration Register structure
- Flexible resource allocation for all logical devices:
  - Relocatable base address
  - 9 Parallel IRQ routing options
  - 3 optional 8-bit DMA channels (where applicable)

#### **Parallel Port**

- Software or hardware control
- Enhanced Parallel Port (EPP) compatible with version EPP 1.9 and IEEE 1284 compliant
- EPP support for version EPP 1.7 of the Xircom specification
- EPP support as mode 4 of the Extended Capabilities Port (ECP)
- IEEE 1284 compliant ECP, including level 2
- Selection of internal pull-up or pull-down resistor for Paper End (PE) pin
- PCI bus utilization reduction by supporting a demand DMA mode mechanism and a DMA fairness mechanism
- Protection circuit that prevents damage to the parallel port when a printer connected to it powers up or is operated at high voltages, even if the device is in powerdown
- · Output buffers that can sink and source 14 mA

#### Serial Port 1

16550A compatible (SIN1, SOUT1, DTR1#/BOUT1 signals only)

#### Serial Port 2

16550A compatible

#### Serial Port 3 / Infrared (IR) Communication Port

- Serial Port 3
  - SIN and SOUT signals only
  - Data rate of up to 1.5 Mbps
  - Software compatible with the 16550A and the 16450
  - Shadow register support for write-only bit monitoring
  - DMA support
- IR Communication Port
  - IrDA 1.1 and 1.0 compatible
  - Data rate of up to 115.2 Kbps (HP-SIR)
  - Data rate of 1.152 Mbps (MIR)
  - Data rate of 4.0 Mbps (FIR)
  - Selectable internal or external modulation/demodulation (ASK-IR and DASK-IR options of SHARP-IR)
  - Consumer-IR (TV-Remote) mode
  - Consumer Remote Control supports RC-5, RC-6, NEC, RCA and RECS 80
  - DMA support

#### System Wakeup Control (SWC)

- Power-up request upon detection of RI2#, CEIR, or SDATA\_IN2 activity:
  - Optional routing of power-up request on IRQ line
- Pre-programmed CEIR address in a pre-selected standard (any NEC, RCA or RC-5)
- Powered by V<sub>SB</sub>
- Battery-backed wakeup setup
- Power-fail recovery support

#### **Real-Time Clock**

- A modifiable address that is referenced by a 16-bit programmable register
- DS1287, MC146818 and PC87911 compatibility
- 242 bytes of battery backed up CMOS RAM in two banks
- · Selective lock mechanisms for the CMOS RAM
- Battery backed up century calendar in days, day of the week, date of month, months, years and century, with automatic leap-year adjustment
- Battery backed-up time of day in seconds, minutes and hours that allows a 12 or 24 hour format and adjustments for daylight savings time
- · BCD or binary format for time keeping
- Three different maskable interrupt flags:
  - Periodic interrupts At intervals from 122 msec to 500 msec
  - Time-of-Month alarm At intervals from once per second to once per month
  - Update Ended Interrupt Once per second upon completion of update
- Separate battery pin, 3.0V operation that includes an internal UL protection resistor
- 7 µA typical power consumption during power down
- Double-buffer time registers
- Y2K Compliant

#### **Clock Sources**

- 48 MHz clock input
- · On-chip low frequency clock generator for wakeup
- 32.768 KHz crystal with an internal frequency multiplier to generate all required internal frequencies

## 5.2 Module Architecture

The SIO module comprises a collection of generic functional blocks. Each functional block is described in detail later in this chapter. The beginning of this chapter describes the SIO structure and provides all device specific information, including special implementation of generic blocks, system interface and device configuration.

The SIO module is based on eight logical devices, the host interface, and a central configuration register set, all built around a central, internal 8-bit bus.

The host interface serves as a bridge between the external ISA interface and the internal bus. It supports 8-bit I/O read, 8-bit I/O write and 8-bit DMA transactions, as defined in *Personal Computer Bus Standard P996*.

The central configuration register set supports ACPI compliant PnP configuration. The configuration registers are structured as a subset of the Plug and Play Standard Registers, defined in Appendix A of the *Plug and Play ISA Specification* Version 1.0a by Intel and Microsoft. All system resources assigned to the functional blocks (I/O address space, DMA channels and IRQ lines) are configured in, and managed by, the central configuration register set. In addition, some function-specific parameters are configurable through this unit and distributed to the functional blocks through special control signals.

The source of the device internal clocks is the 48 MHz clock signal or through the 32.768 KHz crystal with an internal frequency multiplier. RTC operates on a 32 KHz clock.




Figure 5-2. Detailed SIO Block Diagram

## 5.3 Configuration Structure / Access

This section describes the structure of the configuration register file, and the method of accessing the configuration registers.

#### 5.3.1 Index-Data Register Pair

The SIO configuration access is performed via an Index-Data register pair, using only two system I/O byte locations. The base address of this register pair is determined according to the state of the IO\_SIOCFG\_IN bit field of the Core Logic module (F5BAR0+I/O Offset 00h[26:25]). Table 5-1 shows the selected base addresses as a function of the IO\_SIOCFG\_IN bit field.

Table 5-1. SIO Configuration Options

	I/O Ad	ldress	
IO_SIOCFG_IN Settings	Index Register	Data Register	Description
00	-	-	SIO disabled
01	-	-	Configuration access disabled
10	002Eh	002Fh	Base address 1 selected
11	015Ch	015Dh	Base address 2 selected

The Index Register is an 8-bit R/W register located at the selected base address (Base+0). It is used as a pointer to the configuration register file, and holds the index of the configuration register that is currently accessible via the Data Register. Reading the Index Register returns the last value written to it (or the default of 00h after reset).

The Data Register is an 8-bit virtual register, used as a data path to any configuration register. Accessing the data register results with physically accessing the configuration register that is currently pointed by the Index Register.

#### 5.3.2 Banked Logical Device Registers

Each functional block is associated with a Logical Device Number (LDN). The configuration registers are grouped into banks, where each bank holds the standard configuration registers of the corresponding logical device. Table 5-2 shows the LDNs of the device functional blocks.

0	
Functional Block	Reference
Real-Time Clock (RTC)	Page 98
System Wakeup Control (SWC)	Page 100
Infrared Communication Port (IRCP) or Serial Port 3 (SP3)	Page 101
Serial Port 1 (SP1)	Page 102
ACCESS.bus 1 (ACB1)	Page 103
ACCESS.bus 2 (ACB2)	
Parallel Port (PP)	Page 104
Serial Port 2 (SP2)	Page 102
	Real-Time Clock (RTC)System Wakeup Control (SWC)Infrared Communication Port (IRCP) or Serial Port 3 (SP3)Serial Port 1 (SP1)ACCESS.bus 1 (ACB1)ACCESS.bus 2 (ACB2)Parallel Port (PP)

Table 5-2. LDN Assignments

Figure 5-3 shows the structure of the standard PnP configuration register file. The SIO Control And Configuration registers are not banked and are accessed by the Index-Data register pair only (as described above). However, the Logical Device Control and Configuration registers are duplicated over eight banks for eight logical devices. Therefore, accessing a specific register in a specific bank is performed by two-dimensional indexing, where the LDN register selects the bank (or logical device), and the Index register selects the register within the bank. Accessing the Data register while the Index register holds a value of 30h or higher results in a physical access to the Logical Device Configuration registers currently pointed to by the Index register, within the logical device bank currently selected by the LDN register.




Figure 5-3. Standard Configuration Register File Structure

#### SuperI/O Module

Write accesses to unimplemented registers (i.e., accessing the Data register while the Index register points to a nonexisting register or the LDN is 07h or higher than 08h), are ignored and a read returns 00h on all addresses except for 74h and 75h (DMA configuration registers) which returns 04h (indicating no DMA channel is active). The configuration registers are accessible immediately after reset.

#### 5.3.3 Default Configuration Setup

The device has four reset types:

#### **Software Reset**

This reset is generated by bit 1 of the SIOCF1 register, which resets all logical devices. A software reset also resets most bits in the SIO Configuration and Control registers (see Section 5.4.1 on page 97 for the bits not affected). This reset does not affect register bits that are locked for write access.

#### **Hardware Reset**

This reset is activated by the system reset signal. This resets all logical devices, with the exception of the RTC and the SWC, and all SIO Configuration and Control registers, with the exception of the SIOCF2 register. It also resets all SuperI/O control and configuration registers, except for those that are battery-backed.

#### V<sub>PP</sub> Power-Up Reset

This reset is activated when either V<sub>SB</sub> or V<sub>BAT</sub> is powered on after both have been off. V<sub>PP</sub> is an internal voltage which is a combination of V<sub>SB</sub> and V<sub>BAT</sub>. V<sub>PP</sub> is taken from V<sub>SB</sub> if V<sub>SB</sub> is greater than the minimum (Min) value defined in Section 9.1.4 "Operating Conditions" on page 366; otherwise, V<sub>BAT</sub> is used as the V<sub>PP</sub> source. This reset resets all registers whose values are retained by V<sub>PP</sub>.

#### V<sub>SB</sub> Power-Up Reset

This is an internally generated reset that resets the SWC, excluding those SWC registers whose values are retained by  $V_{PP}$  This reset is activated after  $V_{SB}$  is powered up.

The SIO module wakes up with the default setup, as follows:

- When a hardware reset occurs:
  - The configuration base address is 2Eh, 15Ch or None, according to the IO\_SIOCFG\_IN bit values, as shown in Table 5-1 on page 92.
  - All Logical devices are disabled, with the exception of the RTC and the SWC, which remains functional but whose registers cannot be accessed.
- When either a hardware or a software reset occurs:
   The legacy devices are assigned with their legacy system resource allocation.
  - The AMD proprietary functions are not assigned with any default resources and the default values of their base addresses are all 00h.

#### 5.3.4 Address Decoding

A full 16-bit address decoding is applied when accessing the configuration I/O space, as well as the registers of the functional blocks. However, the number of configurable bits in the base address registers vary for each device.

The lower 1, 2, 3 or 4 address bits are decoded within the functional block to determine the offset of the accessed register, within the device's I/O range of 2, 4, 8 or 16 bytes, respectively. The rest of the bits are matched with the base address register to decode the entire I/O range allocated to the device. Therefore the lower bits of the base address register are forced to 0 (RO), and the base address is forced to be 2, 4, 8 or 16 byte aligned, according to the size of the I/O range.

The base address of the RTC, Serial Port 1, Serial Port 2, and the Infrared Communication Port are limited to the I/O address range of 00h to 7Fxh only (bits [15:11] are forced to 0). The Parallel Port base address is limited to the I/O address range of 00h to 3F8h. The addresses of the non-legacy devices are configurable within the full 16-bit address range (up to FFFxh).

In some special cases, other address bits are used for internal decoding (such as 10 in the Parallel Port). For more details, please see the detailed description of the base address register for each specific logical device.

## 5.4 Standard Configuration Registers

As illustrated in Figure 5-4, the Standard Configuration registers are broadly divided into two categories: SIO Control and Configuration registers and Logical Device Control and Configuration registers (one per logical device, some are optional).

#### **SIO Control and Configuration Registers**

The only PnP control register in the SIO module is the Logical Device Number register at Index 07h. All other standard PnP control registers are associated with PnP protocol for ISA add-in cards, and are not supported by the SIO module.

The SIO Configuration registers at Index 20h-27h are mainly used for part identification. (See Section 5.4.1 "SIO Control and Configuration Registers" on page 97 for further details.)

#### Logical Device Control and Configuration Registers

A subset of these registers is implemented for each logical device. (See Table 5-2 on page 92 for LDN assignment and Section 5.4.2 "Logical Device Control and Configuration" on page 98 for register details.)

**Logical Device Control Register (Index 30h):** The only implemented Logical Device Control register is the Activate register at Index 30. Bit 0 of the Activate register and bit 0 of the SIO Configuration 1 register (Global Device Enable bit) control the activation of the associated function block (except for the RTC and the SWC). Activation of the block enables access to the block's registers, and attaches its system resources, which are unused as long as the block is not activated. Activation of the block may also result in other effects (e.g., clock enable and active signaling), for certain functions.

Standard Logical Device Configuration Registers (Index 60h-75h): These registers are used to manage the resource allocation to the functional blocks. The I/O port base address descriptor 0 is a pair of registers at Index 60h-61h, holding the (first or only) 16-bit base address for the register set of the functional block. An optional second base-address (descriptor 1) at Index 62h-63h is used for devices with more than one continuous register set. Interrupt Number Select (Index 70h) and Interrupt Type Select (Index 71h) allocate an IRQ line to the block and control its type. DMA Channel Select 0 (Index 74h) allocates a DMA channel to the block, where applicable. DMA channel, where applicable.

Special Logical Device Configuration Registers (F0h-F3h): The vendor-defined registers, starting at Index F0h are used to control function-specific parameters such as operation modes, power saving modes, pin TRI-STATE, clock rate selection, and non-standard extensions to generic functions.

	Index	Register Name
<b>A</b>	07h	Logical Device Number
	20h	SIO ID
SIO Control and	21h	SIO Configuration 1
Configuration Registers	22h	SIO Configuration 2
	27h	SIO Revision ID
	2Eh	Reserved exclusively for AMD use
<b>A</b>	30h	Logical Device Control (Activate)
	60h	I/O Port Base Address Descriptor 0 Bits [15:8]
	61h	I/O Port Base Address Descriptor 0 Bits [7:0]
	62h	I/O Port Base Address Descriptor 1 Bits [15:8]
	63h	I/O Port Base Address Descriptor 1 Bits [7:0]
Logical Device Control and	70h	Interrupt Number Select
Configuration Registers -	71h	Interrupt Type Select
one per logical device (some are optional)	74h	DMA Channel Select 0
(11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	75h	DMA Channel Select 1
	F0h	Device Specific Logical Device Configuration 1
	F1h	Device Specific Logical Device Configuration 2
	F2h	Device Specific Logical Device Configuration 3
₹	F3h	Device Specific Logical Device Configuration 4

#### Figure 5-4. Standard Configuration Registers Map

Table 5-3 provides the bit definitions for the Standard Configuration registers.

 All reserved bits return 0 on reads, except where noted otherwise. They must not be modified as such modification may cause unpredictable results. Use read-modifywrite to prevent the values of reserved bits from being changed during write.

• Write only registers should not use read-modify-write during updates.

#### Table 5-3. Standard Configuration Registers

Bit	Description
Index 07h	Logical Device Number (R/W)
This regis	ter selects the current logical device. See Table 5-2 for valid numbers. All other values are reserved.
7:0	Logical Device number.
Index 20h	<b>5</b> ( )
SIO config	guration and ID registers. See Section 5.4.1 "SIO Control and Configuration Registers" on page 97 for register/bit details.
Index 30h	n Activate (R/W)
7:1	Reserved.
0	Logical Device Activation Control.
	0: Disable
	1: Enable
Index 60h	n I/O Port Base Address Bits [15:8] Descriptor 0 (R/W)
7:0	<b>Descriptor 0 A[15:8].</b> Selects I/O lower limit address bits [15:8] for I/O Descriptor 0.
Index 61	n I/O Port Base Address Bits [7:0] Descriptor 0 (R/W)
7:0	Descriptor 0 A[7:0]. Selects I/O lower limit address bits [7:0] for I/O Descriptor 0.
Index 62h	n I/O Port Base Address Bits [15:8] Descriptor 1 (R/W)
7:0	Descriptor 1 A[15:8]. Selects I/O lower limit address bits [15:8] for I/O Descriptor 1.
Index 63	n I/O Port Base Address Bits [7:0] Descriptor 1 (R/W)
7:0	Descriptor 1 A[7:0]. Selects I/O lower limit address bits [7:0] for I/O Descriptor 1.
Index 70	n Interrupt Number (R/W)
7:4	Reserved.
3:0	Interrupt Number. These bits select the interrupt number. A value of 1 selects IRQ1, a value of 2 selects IRQ2, etc. (up to IRQ12).
	Note: IRQ0 is not a valid interrupt selection.
Index 711 Selects th	Interrupt Request Type Select (R/W) the type and level of the interrupt request number selected in the previous register.
7:2	Reserved.
1	Interrupt Level Requested. Level of interrupt request selected in previous register.
	0: Low polarity.
	1: High polarity.
	This bit must be set to 1 (high polarity), except for IRQ8#, that must be low polarity.
0	Interrupt Type Requested. Type of interrupt request selected in previous register.
0	
0	0: Edge.
0	0: Edge. 1: Level.
Index 74	1: Level. DMA Channel Select 0 (R/W)
Index 74	1: Level. DMA Channel Select 0 (R/W)
Index 74h Selects se	1: Level.         n       DMA Channel Select 0 (R/W)         elected DMA channel for DMA 0 of the logical device (0 - the first DMA channel in case of using more than one DMA channel).
Index 74h Selects se 7:3	1: Level.         DMA Channel Select 0 (R/W)         elected DMA channel for DMA 0 of the logical device (0 - the first DMA channel in case of using more than one DMA channel)         Reserved.
Index 74h Selects se 7:3	1: Level.         n       DMA Channel Select 0 (R/W)         elected DMA channel for DMA 0 of the logical device (0 - the first DMA channel in case of using more than one DMA channel).         Reserved.         DMA 0 Channel Select. This bit field selects the DMA channel for DMA 0.

### AMD Geode™ SC1200/SC1201 Processor Data Book

## Table 5-3. Standard Configuration Registers

Description
h DMA Channel Select 1 (R/W) selected DMA channel for DMA 1 of the logical device (1 - the second DMA channel in case of using more than one DMA
Reserved.
DMA 1 Channel Select: This bit field selects the DMA channel for DMA 1.
The valid choices are 0-3, where a value of 0 selects DMA channel 0, 1 selects channel 1, etc.
A value of 4 indicates that no DMA channel is active.
Values 5-7 are reserved.
h-FEh Logical Device Configuration (R/W) vendor-defined) configuration options.

#### 5.4.1 SIO Control and Configuration Registers

Table 5-4 lists the SIO Control and Configuration registers and Table 5-5 provides their bit formats.

Index	Туре	Name	Power Rail	Reset Value
20h	RO	SID. SIO ID	V <sub>CORE</sub>	F5h
21h	R/W	SIOCF1. SIO Configuration 1	V <sub>CORE</sub>	01h
22h	R/W	SIOCF2. SIO Configuration 2	V <sub>PP</sub>	02h
27h	RO	SRID. SIO Revision ID	V <sub>CORE</sub>	01h
2Eh		RSVD. Reserved exclusively for AMD use.		

## Table 5-4. SIO Control and Configuration Register Map

#### Table 5-5. SIO Control and Configuration Registers

Bit	tit Description				
Index 20h	SIO ID Register - SID (RO)	Reset Value: F5h			
7:0	Chip ID. Contains the identity number of the module. The SIO module is identified by the value F5h.				
Index 21h	SIO Configuration 1 Register - SIOCF1 (RW)	Reset Value: 01h			
7:6	<b>General Purpose Scratch.</b> When bit 5 is set to 1, these bits are RO. After reset, these bits can be read or write. Once changed to RO, the bits can be changed back to R/W only by a hardware reset.				
5	<b>Lock Scratch.</b> This bit controls bits 7 and 6 of this register. Once this bit is set to 1 by software, by a hardware reset.	it can be cleared to 0 only			
	0: Bits 7 and 6 of this register are R/W bits. (Default)				
	1: Bits 7 and 6 of this register are RO bits.				
4:2	Reserved.				
1	SW Reset. Read always returns 0.				
	0: Ignored. (Default)				
	1: Resets all devices that are reset by MR (with the exception of the lock bits) and the registers	of the SWC.			
0	<b>Global Device Enable.</b> This bit controls the function enable of all the logical devices in the SIO and the RTC. It allows them to be disabled simultaneously by writing to a single bit.	module, except the SWC			
	0: All logical devices in the SIO module are disabled, except the SWC and the RTC.				
	1: Each logical device is enabled according to its Activate register at Index 30h. (Default)				
Index 22h Note: Th	SIO Configuration 2 Register - SIOCF2 (R/W) is register is reset only when V <sub>PP</sub> is first applied.	Reset Value: 02h			
7	Reserved.				
6:4	General Purpose Scratch. Battery-backed.				
3:2	Reserved.				
1	Reserved.				
0	Reserved. (RO)				
Index 27h	SIO Revision ID Register - SRID (RO)	Reset Value: 01h			
7:0	SIO Revision ID. (RO) This RO register contains the identity number of the chip revision. SRID is sion.	s incremented on each rev			

## 5.4.2 Logical Device Control and Configuration

As described in Section 5.3.2 "Banked Logical Device Registers" on page 92, each functional block is associated with a Logical Device Number (LDN). This section provides the register descriptions for each LDN.

The register descriptions in this subsection use the following abbreviations for Type:

•	R/W	=	Read/Write
---	-----	---	------------

- R = Read from a specific address returns the value of a specific register. Write to the same address is to a different register.
- W = Write

- RO = Read Only
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

#### 5.4.2.1 LDN 00h - Real-Time Clock

Table 5-6 lists the registers which are relevant to configuration of the Real-Time Clock (RTC). Only the last registers (F0h-F3h) are described here (Table 5-7). See Table 5-3 "Standard Configuration Registers" on page 95 for descriptions of the other registers.

Index	Туре	Configuration Register or Action	Reset Value
30h	R/W	Activate. When bit 0 is cleared, the registers of this logical device are not accessible. <sup>1</sup>	00h
60h	R/W	Standard Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b.	00h
61h	R/W	Standard Base Address LSB register. Bit 0 (for A0) is RO, 0b.	70h
62h	R/W	Extended Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b.	00h
63h	R/W	Extended Base Address LSB register. Bit 0 (for A0) is RO, 0b.	72h
70h	R/W	Interrupt Number.	08h
71h	R/W	Interrupt Type. Bit 1 is R/W; other bits are RO.	00h
74h	RO	Report no DMA assignment.	04h
75h	RO	Report no DMA assignment.	04h
F0h	R/W	RAM Lock register (RLR).	00h
F1h	R/W	<b>Date of Month Alarm Offset register (DOMAO).</b> Sets index of Date of Month Alarm register in the standard base address.	00h
F2h	R/W	Month Alarm Offset register (MONAO). Sets index of Month Alarm register in the standard base address.	00h
F3h	R/W	<b>Century Offset register (CENO).</b> Sets index of Century register in the standard base address.	00h

#### Table 5-6. Relevant RTC Configuration Registers

1. The logical device registers are maintained, and all RTC mechanisms are functional.

Bit	Description				
Index F0h	······································				
	non-reserved bit in this register is set to 1, it can be cleared only by hardware reset.				
7	Block Standard RAM.				
	0: No effect on Standard RAM access. (Default)				
	1: Read and write to locations 38h-3Fh of the Standard RAM are blocked, writes ignored, and reads return FFh.				
6	Block RAM Write.				
	0: No effect on RAM access. (Default)				
	1: Writes to RAM (Standard and Extended) are ignored.				
5	Block Extended RAM Write. This bit controls writes to bytes 00h-1Fh of the Extended RAM.				
	0: No effect on the Extended RAM access. (Default)				
	1: Writes to bytes 00h-1Fh of the Extended RAM are ignored.				
4	Block Extended RAM Read. This bit controls read from bytes 00h-1Fh of the Extended RAM.				
	0: No effect on Extended RAM access. (Default)				
	1: Reads to bytes 00h-1Fh of the Extended RAM are ignored.				
3	Block Extended RAM. This bit controls access to the Extended RAM 128 bytes.				
	0: No effect on Extended RAM access. (Default)				
	1: Read and write to the Extended RAM are blocked: writes are ignored and reads return FFh.				
2:0	Reserved.				
Index F1h	Date Of Month Alarm Register Offset Register - DOMAO (R/W)				
7	Reserved.				
6:0	Date of Month Alarm Register Offset Value.				
Index F2h	Month Alarm Register Offset Register - MANAO (R/W)				
7	Reserved.				
6:0	Month Alarm Register Offset Value.				
Index F3h	Century Register Offset Register - CENO (R/W)				
7	Reserved.				
6:0	Century Register Offset Value.				

## Table 5-7. RTC Configuration Registers

Г

٦

#### 5.4.2.2 LDN 01h - System Wakeup Control

Τ

Table 5-8 lists registers that are relevant to the configuration of System Wakeup Control (SWC). These registers are described earlier in Table 5-3 "Standard Configuration Registers" on page 95.

Index	Туре	Configuration Register or Action	Reset Value
30h	R/W	Activate. When bit 0 is cleared, the registers of this logical device are not accessible. <sup>1</sup>	00h
60h	R/W	Base Address MSB register.	00h
61h	R/W	Base Address LSB register. Bits [3:0] (for A[3:0]) are RO, 0000b.	00h
70h	R/W	Interrupt Number. (For routing the internal PWUREQ signal.)	00h
71h	R/W	Interrupt Type. Bit 1 is R/W. Other bits are RO.	03h
74h	RO	Report no DMA assignment.	04h
75h	RO	Report no DMA assignment.	04h

#### Table 5-8. Relevant SWC Registers

1. The logical device registers are maintained, and all wakeup detection mechanisms are functional.

Only the last register (F0h) is described here (Table 5-10).

See Table 5-3 "Standard Configuration Registers" on page

95 for descriptions of the other registers listed.

#### 5.4.2.3 LDN 02h - Infrared Communication Port or Serial Port 3

Table 5-9 lists the configuration registers which affect the Infrared Communication Port or Serial Port 3 (IRCP/SP3).

Reset Index Type **Configuration Register or Action** Value 30h R/W Activate. See also bit 0 of the SIOCF1 register. 00h 60h R/W Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b. 03h 61h R/W Base Address LSB register. Bit [2:0] (for A[2:0]) are RO, 000b. E8h Interrupt Number. 70h R/W 00h 71h R/W Interrupt Type. Bit 1 is R/W; other bits are RO. 03h 74h R/W DMA Channel Select 0 (RX\_DMA). 04h 75h R/W DMA Channel Select 1 (TX\_DMA). 04h F0h R/W Infrared Communication Port/Serial Port 3 Configuration register. 02h

#### Table 5-9. Relevant IRCP/SP3 Registers

#### Table 5-10. IRCP/SP3 Configuration Register

Bit	Description				
Index F0h	Infrared Communication Port/Serial Port 3 Configuration Register (R/W) Reset Value: 02h				
7	Bank Select Enable. Enables bank switching.				
	0: All attempts to access the extended registers are ignored. (Default)				
	1: Enables bank switching.				
6:3	Reserved.				
2	Busy Indicator. (RO) This bit can be used by power management software to decide when to power-down the device.				
	0: No transfer in progress. (Default)				
	1: Transfer in progress.				
1	Power Mode Control. When the logical device is active in:				
	0: Low power mode - Clock disabled. The output signals are set to their default states. Registers are maintained. (Unlike Active bit in Index 30h that also prevents access to device registers.)				
	1: Normal power mode - Clock enabled. The device is functional when the logical device is active. (Default)				
0	<b>TRI-STATE Control</b> . When enabled and the device is inactive, the logical device output pins are in TRI-STATE. One exception is the IRTX/SOUT3 pin, which is driven to 0 when the Infrared Communication Port or Serial Port 3 is inactive and is not affected by this bit.				
	0: Disabled. (Default)				
	1: Enabled (when the device is inactive).				

#### 5.4.2.4 LDN 03h and 08h - Serial Ports 1 and 2

Serial Ports 1 and 2 are identical, except for their reset values.

Serial Port 1 is designated as LDN 03h and Serial Port 2 as LDN 08h. Table 5-11 lists the configuration registers which

affect Serial Ports 1 and 2. Only the last register (F0h) is described here (Table 5-12). See Table 5-3 "Standard Configuration Registers" on page 95 for descriptions of the others.

			Reset Value	
Index	Туре	Configuration Register or Action		Port 2
30h	R/W	Activate. See also bit 0 of the SIOCF1 register.	00h	00h
60h	R/W	Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b.	03h	02h
61h	R/W	Base Address LSB register. Bit [2:0] (for A[2:0]) are RO, 000b.		F8h
70h	R/W	Interrupt Number.		03h
71h	R/W	Interrupt Type. Bit 1 is R/W; other bits are RO.		03h
74h	RO	Report no DMA assignment.		04h
75h	RO	Report no DMA assignment.		04h
F0h	R/W	Serial Ports 1 and 2 Configuration register.		02h

#### Table 5-11. Relevant Serial Ports 1 and 2 Registers

#### Table 5-12. Serial Ports 1 and 2 Configuration Register

Bit	Description		
Index F0h	Serial Ports 1 and 2 Configuration Register (R/W) Reset Valu		
7	Bank Select Enable. Enables bank switching for Serial Ports 1 and 2.		
	0: Disabled. (Default)		
	1: Enabled.		
6:3	Reserved.		
2	<b>Busy Indicator. (RO)</b> This bit can be used by power management software to decide when to power-down Serial Ports 1 and 2 logical devices.		
	0: No transfer in progress. (Default)		
	1: Transfer in progress.		
1	Power Mode Control. When the logical device is active in:		
	0: Low power mode - Serial Ports 1 and 2 Clock disabled. The output signals are set to their default states. Registers are maintained. (Unlike Active bit in Index 30h that also prevents access to Serial Ports 1 or 2 registers.)		
	1: Normal power mode - Serial Ports 1 and 2 clock enabled. Serial Ports 1 and 2 are functional when the respective logical devices are active. (Default)		
0	TRI-STATE Control. This bit controls the TRI-STATE status of the device output pins when it is inactive (disabled).		
	0: Disabled. (Default)		
	1: Enabled when device inactive.		

#### 5.4.2.5 LDN 05h and 06h - ACCESS.bus Ports 1 and 2

ACCESS.bus ports 1 and 2 (ACB1 and ACB2) are identical. Each ACB is a two-wire synchronous serial interface compatible with the ACCESS.bus physical layer. ACB1 and ACB2 use a 24 MHz internal clock. Six runtime registers for each ACCESS.bus are described in Section 5.7 "ACCESS.bus Interface" on page 121. ACB1 is designated as LDN 05h and ACB2 as LDN 06h. Table 5-13 lists the configuration registers which affect the ACCESS.bus ports. Only the last register (F0h) is described here (Table 5-14). See Table 5-3 "Standard Configuration Registers" on page 95 for descriptions of the others.

#### Table 5-13. Relevant ACB1 and ACB2 Registers

Index	Туре	Configuration Register or Action	
30h	R/W	Activate. See also bit 0 of the SIOCF1 register	00h
60h	R/W	Base Address MSB register.	00h
61h	R/W	Base Address LSB register. Bits [2:0] (for A[2:0]) are RO, 000b.	
70h	R/W	Interrupt Number.	
71h	R/W	Interrupt Type. Bit 1 is R/W. Other bits are RO.	
74h	RO	Report no DMA assignment.	
75h	RO	Report no DMA assignment.	
F0h	R/W	ACB1 and ACB2 Configuration register.	

#### Table 5-14. ACB1 and ACB2 Configuration Register

Bit	Description		
Index F0hACB1 and ACB2 Configuration Register (R/W)This register is reset by hardware to 00h.			
7:3	Reserved.		
2	Internal Pull-Up Enable.		
	0: No internal pull-up resistors on AB1C/AB2C and AB1D/AB2D. (Default)		
	1: Internal pull-up resistors on AB1C/AB2C and AB1D/AB2D.		
1:0	Reserved.		

#### 5.4.2.6 LDN 07h - Parallel Port

The Parallel Port supports all IEEE 1284 standard communication modes: Compatibility (known also as Standard or SPP), Bidirectional (known also as PS/2), FIFO, EPP (known also as Mode 4) and ECP (with an optional Extended ECP mode).

The Parallel Port includes two groups of runtime registers, as follows:

 A group of 21 registers at first level offset, sharing 14 entries. Three of these registers (at Offset 403h, 404h, and 405h) are used only in the Extended ECP mode. • A group of four registers, used only in the Extended ECP mode, accessed by a second level offset.

The desired mode is selected by the ECR runtime register (Offset 402h). The selected mode determines which runtime registers are used and which address bits are used for the base address. (See Section 5.8.1 on page 129 for further details regarding the runtime registers.)

Table 5-15 lists the configuration registers which affect the Parallel Port. Only the last register (F0h) is described here (Table 5-16). See Table 5-3 "Standard Configuration Registers" on page 95 for descriptions of the others.

Index	Туре	Configuration Register or Action	Reset Value
30h	R/W	Activate. See also bit 0 of the SIOCF1 register.	00h
60h	R/W	Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b. Bit 2 (for A10) should be 0b.	
61h	R/W	<b>Base Address LSB register.</b> Bits 1 and 0 (A1 and A0) are RO, 00b. For ECP Mode 4 (EPP) or when using the Extended registers, bit 2 (A2) should also be 0b.	
70h	R/W	Interrupt Number.	
71h	R/W	Interrupt Type.	02h
		Bits [7:2] are RO.	
		Bit 1 is R/W.	
		Bit 0 is RO. It reflects the interrupt type dictated by the Parallel Port operation mode. This bit is set to 1 (level interrupt) in Extended Mode and cleared (edge interrupt) in all other modes.	
74h	R/W	DMA Channel Select.	
75h	RO	Report no second DMA assignment.	
F0h	R/W	Parallel Port Configuration register. (See Table 5-16.)	

#### Table 5-15. Relevant Parallel Port Registers

#### Table 5-16. Parallel Port Configuration Register

Bit	Description
Index F0h	Parallel Port Configuration Register (R/W) Reset Value: F2h
This registe	er is reset by hardware to F2h.
7:5	Reserved. Must be 11.
4	Extended Register Access.
	0: Registers at base (address)+403h, base+404h and base+405h are not accessible (reads and writes are ignored).
	1: Registers at base (address)+403h, base+404h and base+405h are accessible. This option supports run-time configura- tion within the Parallel Port address space.
3:2	Reserved.
1	Power Mode Control. When the logical device is active:
	0: Parallel port clock disabled. ECP modes and EPP timeout are not functional when the logical device is active. Registers are maintained.
	1: Parallel port clock enabled. All operation modes are functional when the logical device is active. (Default)
0	TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.
	0: Disable. (Default)
	1: Enable.

The RTC provides timekeeping and calendar management capabilities. The RTC uses a 32.768 KHz signal as the basic clock for timekeeping. It also includes 242 bytes of battery-backed RAM for general-purpose use.

The RTC provides the following functions:

- Accurate timekeeping and calendar management
- · Alarm at a predetermined time and/or date
- Three programmable interrupt sources
- Valid timekeeping during power-down, by utilizing external battery backup
- 242 bytes of battery-backed RAM
- · RAM lock schemes to protect its content
- Internal oscillator circuit (the crystal itself is off-chip), or external clock supply for the 32.768 KHz clock
- A century counter
- PnP support:
  - Relocatable Index and Data registers
  - Module access enable/disable option
  - Host interrupt enable/disable option
- Additional low-power features such as:
  - Automatic switching from battery to V<sub>SB</sub>
  - Internal power monitoring on the VRT bit
  - Oscillator disabling to save battery during storage
- Software compatible with the DS1287 and MC146818

#### 5.5.1 Bus Interface

The RTC function is initially mapped to the default SuperI/O locations at Indexes 70h to 73h (two Index/Data pairs). These locations may be reassigned, in compliance with Plug and Play requirements.

The RTC uses a 32.768 KHz clock signal as the basic clock for timekeeping. The 32.768 KHz clock can be supplied by the internal oscillator circuit, or by an external oscillator (see Section 5.5.2.2 "External Oscillator" on page 106).

32579B

#### 5.5.2.1 Internal Oscillator

The internal oscillator employs an external crystal connected to the on-chip amplifier. The on-chip amplifier is accessible on the X32I input and X32O output. See Figure 5-5 for the recommended external circuit and Table 5-17 for a listing of the circuit components. The oscillator may be disabled in certain conditions. See Section 5.5.2.8 "Oscillator Activity" on page 109 for more details.




Figure 5-5. Recommended Oscillator External Circuitry

Component	Parameters	Values	Tolerance
Crystal	Resonance Frequency	32.768 KHz Parallel mode	User-defined
	Туре	N-cut or XY-bar	
	Serial Resistance	40 ΚΩ	Max
	Quality Factor, Q	35000	Min
	Shunt Capacitance	2 pF	Max
	Load Capacitance, C <sub>L</sub>	9-13 pF	
	Temperature Coefficient	User-defined	
Resistor R <sub>1</sub>	Resistance	20 ΜΩ	5%
Resistor R <sub>2</sub>	Resistance	120 ΚΩ	5%
Capacitor C <sub>1</sub>	Capacitance	3 to 10 pF (Note)	5%
Capacitor C <sub>2</sub>	Capacitance	3 to 10 pF (Note)	5%
eral this is	<b>o</b> 11	t start to oscillate immediately due to the b as all the time (whether system is on or off). ure an unbalanced circuit.	6

#### Table 5-17. Crystal Oscillator Circuit Components

#### **External Elements**

Choose  $C_1$  and  $C_2$  capacitors (see Figure 5-5 on page 105) to match the crystal's load capacitance. The load capacitance  $C_L$  "seen" by crystal Y is comprised of  $C_1$  in series with  $C_2$  and in parallel with the parasitic capacitance of the circuit. The parasitic capacitance is caused by the chip package, board layout and socket (if any), and can vary from 0 to 10 pF. The rule of thumb in choosing these capacitors is:

 $C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{PARASITIC}$ 

Example:

Crystal C<sub>L</sub> = 10 pF, C<sub>PARASITIC</sub> = 8.2 pF C<sub>1</sub> = 3.6 pF, C<sub>2</sub> = 3.6 pF

#### **Oscillator Startup**

The oscillator starts to generate 32.768 KHz pulses to the RTC after about 100 msec from when V<sub>BAT</sub> is higher than V<sub>BATMIN</sub> (2.4V) or V<sub>SB</sub> is higher than V<sub>SBMIN</sub> (3.0V). The oscillation amplitude on the X32O pin stabilizes to its final value (approximately 0.4V peak-to-peak around 0.7V DC) in about 1 s.

 $C_1$  can be trimmed to achieve precisely 32.768 KHz. To achieve a high time accuracy, use crystal and capacitors with low tolerance and temperature coefficients.

#### 5.5.2.2 External Oscillator

32.768 KHz can be applied from an external clock source, as shown in Figure 5-6.

#### Connections

Connect the clock to the X32I ball, leaving the oscillator output, X32O, unconnected.

#### **Signal Parameters**

The signal levels should conform to the voltage level requirements for X32I, of square or sine wave of 0.0V to  $V_{CORE}$  amplitude. The signal should have a duty cycle of approximately 50%. It should be sourced from a battery-backed source in order to oscillate during power-down. This assures that the RTC delivers updated time/calendar information.

#### 5.5.2.3 Timing Generation

The timing generation function divides the 32.768 KHz clock by  $2^{15}$  to derive a 1 Hz signal, which serves as the input for the seconds counter. This is performed by a divider chain composed of 15 divide-by-two latches, as shown in Figure 5-7.

Bits [6:4] (DV[2:0]) of the CRA Register control the following functions:

- Normal operation of the divider chain (counting).
- Divider chain reset to 0.
- Oscillator activity when only V<sub>BAT</sub> power is present (backup state).

The divider chain can be activated by setting normal operational mode (bits [6:4] of CRA = 01x or 100). The first update occurs 500 msec after divider chain activation.

Bits [3:0] of CRA select one the of fifteen taps from the divider chain to be used as a periodic interrupt. The periodic flag becomes active after half of the programmed period has elapsed, following divider chain activation.

See Table 5-20 on page 111 for more details.




Figure 5-6. External Oscillator Connections




Figure 5-7. Divider Chain Control

#### 5.5.2.4 Timekeeping

#### **Data Format**

Time is kept in BCD or binary format, as determined by bit 2 (DM) of Control Register B (CRB), and in either 12 or 24-hour format, as determined by bit 1 of this register.

**Note:** When changing the above formats, re-initialize all the time registers.

#### **Daylight Saving**

Daylight saving time exceptions are handled automatically, as described in Table 5-20 on page 111.

#### Leap Years

Leap year exceptions are handled automatically by the internal calendar function. Every four years, February is extended to 29 days.

#### Updating

The time and calendar registers are updated once per second regardless of bit 7 (SET) of CRB. Since the time and calendar registers are updated serially, unpredictable results may occur if they are accessed during the update. Therefore, you must ensure that reading or writing to the time storage locations does not coincide with a system update of these locations. There are several methods to avoid this contention.

#### Method 1

- Set bit 7 of CRB to 1. This takes a "snapshot" of the internal time registers and loads them into the user copy registers. The user copy registers are seen when accessing the RTC from outside, and are part of the double buffering mechanism. You may keep this bit set for up to 1 second, since the time/calendar chain continue to be updated once per second.
- 2) Read or write the required registers (since bit 1 is set, you are accessing the user copy registers). If you perform a read operation, the information you read is correct from the time when bit 1 was set. If you perform a write operation, you write only to the user copy registers.
- 3) Reset bit 1 to 0. During the transition, the user copy registers update the internal registers, using the double buffering mechanism to ensure that the update is performed between two time updates. This mechanism enables new time parameters to be loaded in the RTC.

#### Method 2

- Access the RTC registers after detection of an Update Ended interrupt. This implies that an update has just been completed and 999 msec remain until the next update.
- 2) To detect an Update Ended interrupt, you may either:
  - Poll bit 4 of CRC.
  - Use the following interrupt routine:
    - Set bit 4 of CRB.
    - Wait for an interrupt from interrupt pin.
    - Clear the IRQF flag of CRC before exiting the interrupt routine.

#### Method 3

Poll bit 7 of CRA. The update occurs 244  $\mu s$  after this bit goes high. Therefore, if a 0 is read, the time registers remain stable for at least 244  $\mu s.$ 

#### Method 4

Use a periodic interrupt routine to determine if an update cycle is in progress, as follows:

- 1) Set the periodic interrupt to the desired period.
- 2) Set bit 6 of CRB to enable the interrupt from periodic interrupt.
- Wait for the periodic interrupt appearance. This indicates that the period represented by the following expression remains until another update occurs: [(Period of periodic interrupt / 2) + 244 µs]

#### 5.5.2.5 Alarms

The timekeeping function can be set to generate an alarm when the current time reaches a stored alarm time. After each RTC time update (every 1 second), the seconds, minutes, hours, date of month and month counters are compared with their corresponding registers in the alarm settings. If equal, bit 5 of CRC is set. If the Alarm Interrupt Enable bit was previously set (CRB bit 5), interrupt request pin is also active.

Any alarm register may be set to "Unconditional Match" by setting bits [7:6] to 11. This combination, not used by any BCD or binary time codes, results in a periodic alarm. The rate of this periodic alarm is determined by the registers that were set to "Unconditional Match".

For example, if all but the seconds and minutes alarm registers are set to "Unconditional Match", an interrupt is generated every hour at the specified minute and second. If all but the seconds, minutes and hours alarm registers are set to "Unconditional Match", an interrupt is generated every day at the specified hour, minute and second.

#### 5.5.2.6 Power Supply

The device is supplied from two supply voltages, as shown in Figure 5-8:

- System standby power supply voltage, V<sub>SB</sub>
- · Backup voltage, from low capacity Lithium battery

A standby voltage,  $V_{SB}\!,$  from the external AC/DC power supply powers the RTC under normal conditions.

Figure 5-9 represents a typical battery configuration. No external diode is required to meet the UL standard, due to the internal switch and internal serial resistor  $R_{UI}$ .





Figure 5-8. Power Supply Connections



Note: Place a 0.1  $\mu$ F capacitor on each V<sub>SB</sub>, V<sub>SBL</sub> power supply pin as close as possible to the pin, and also on V<sub>BAT</sub>.



The RTC is supplied from one of two power supplies,  $V_{SB}$  or  $V_{BAT}$ , according to their levels. An internal voltage comparator delivers the control signals to a pair of switches. Battery backup voltage  $V_{BAT}$  maintains the correct time and saves the CMOS memory when the  $V_{SB}$  voltage is absent, due to power failure or disconnection of the external AC/DC input power supply or  $V_{SB}$  main battery.

To assure that the module uses power from  $V_{SB}$  and not from  $V_{BAT}$ , the  $V_{SB}$  voltage should be maintained above its minimum, as detailed in Section 9.0 "Electrical Specifications" on page 365.

The actual voltage point where the module switches from  $V_{BAT}$  to  $V_{SB}$  is lower than the minimum workable battery voltage, but high enough to guarantee the correct functionality of the oscillator and the CMOS RAM.

Figure 5-10 shows typical battery current consumption during battery-backed operation, and Figure 5-11 during normal operation.





Figure 5-10. Typical Battery Current: Battery Backed Power Mode @  $T_C = 25^{\circ}C$ 



**Note:** Battery voltage in this test is 3.0V.

Figure 5-11. Typical Battery Current: Normal Operation Mode

#### 5.5.2.7 System Power States

The system power state may be No Power, Power On, Power Off or Power Failure. Table 5-18 indicates the powersource combinations for each state. No other power-source combinations are valid.

In addition, the power sources and distribution for the entire system are illustrated in Figure 5-8 on page 108.

V <sub>DIGITAL</sub>	V <sub>SB</sub>	V <sub>BAT</sub>	Power State
-	Ι	_	No Power
-	-	+	Power Failure
-	+	+ or -	Power Off
+	+	+ or -	Power On

Table 5-18. System Power States

#### **No Power**

This state exists when no external or battery power is connected to the device. This condition does not occur once a backup battery has been connected, except in the case of a malfunction.

#### Power On

This is the normal state when the system is active. This state may be initiated by various events in addition to the normal physical switching on of the system. In this state, the system power supply is powered by external AC power and produces  $V_{DIGITAL}$  and  $V_{SB}$ . The system and the part are powered by  $V_{DIGITAL}$ , with the exception of the RTC logical device, which is powered by  $V_{SB}$ .

#### Power Off (Suspended)

This is the normal state when the system has been switched off and is not required to be active, but is still connected to a live external AC input power source. This state may be initiated directly or by software. The system is powered down. The RTC logical device remains active, powered by  $V_{SB}$ .

#### **Power Failure**

This state occurs when the external power source to the system stops supplying power, due to disconnection or power failure on the external AC input power source. The RTC continues to maintain timekeeping and RAM data under battery power ( $V_{BAT}$ ), unless the oscillator stop bit was set in the RTC. In this case, the oscillator stops functioning if the system goes to battery power, and timekeeping data becomes invalid.

#### System Bus Lockout

During power on or power off, spurious bus transactions from the host may occur. To protect the RTC internal registers from corruption, all inputs are automatically locked out. The lockout condition is asserted when  $V_{SB}$  is lower than  $V_{SBON}.$ 

#### **Power-Up Detection**

When system power is restored after a power failure or power off state ( $V_{SB} = 0$ ), the lockout condition continues for a delay of 62 msec (minimum) to 125 msec (maximum) after the RTC switches from battery to system power.

32579B

The lockout condition is switched off immediately in the following situations:

- If the Divider Chain Control bits, DV[2:0], (CRA bits [6:4]) specify a normal operation mode (01x or 100), all input signals are enabled immediately upon detection of system voltage above V<sub>SBON</sub>.
- When battery voltage is below V<sub>BATDCT</sub> and HMR is 1, all input signals are enabled immediately upon detection of system voltage above V<sub>SBON</sub>. This also initializes registers at offsets 00h through 0Dh.
- If bit 7 (VRT) of CRD is 0, all input signals are enabled immediately upon detection of system voltage above V<sub>SBON</sub>.

#### 5.5.2.8 Oscillator Activity

The RTC oscillator is active if:

 V<sub>SB</sub> power supply is higher than V<sub>SBON</sub>, independent of the battery voltage, V<sub>BAT</sub>

-or-

 V<sub>BAT</sub> power supply is higher than V<sub>BATMIN</sub>, regardless if V<sub>SB</sub> is present or not.

The RTC oscillator is disabled if:

 During power-down (V<sub>BAT</sub> only), the battery voltage drops below V<sub>BATMIN</sub>. When this occurs, the oscillator may be disabled and its functionality cannot be guaranteed.

-or-

 Software wrote 00x to DV[2:0] bits of the CRA Register and V<sub>SB</sub> is removed. This disables the oscillator and decreases the power consumption from the battery connected to V<sub>BAT</sub>. When disabling the oscillator, the CMOS RAM is not affected as long as the battery is present at a correct voltage level.

If the RTC oscillator becomes inactive, the following features are dysfunctional/disabled:

- Timekeeping.
- · Periodic interrupt.
- Alarm.


#### 5.5.2.9 Interrupt Handling

The RTC has a single Interrupt Request line which handles the following three interrupt conditions:

- Periodic interrupt.
- Alarm interrupt.
- · Update end interrupt.

The interrupts are generated if the respective enable bits in the CRB register are set prior to an interrupt event occurrence. Reading the CRC register clears all interrupt flags. Thus, when multiple interrupts are enabled, the interrupt service routine should first read and store the CRC register, and then deal with all pending interrupts by referring to this stored status.

If an interrupt is not serviced before a second occurrence of the same interrupt condition, the second interrupt event is lost. Figure 5-12 illustrates the interrupt timing in the RTC.



Flags (and IRQ) are reset at the conclusion of CRC read or by reset.

- A = Update In Progress bit high before update occurs = 244  $\mu$ s
- B = Periodic interrupt to update = Period (periodic int) / 2 + 244  $\mu$ s
- C = Update to Alarm Interrupt =  $30.5 \ \mu s$
- P = Period is programmed by RS[3:0] of CRA

#### Figure 5-12. Interrupt/Status Timing

#### 5.5.2.10 Battery-Backed RAMs and Registers

The RTC has two battery-backed RAMs and 17 registers, used by the logical units themselves. Battery-backup power enables information retention during system power down.

The RAMs are:

- Standard RAM
- Extended RAM

The memory maps and register content of the RAMs is provided in Section 5.5.4 "RTC General-Purpose RAM Map" on page 115.

The first 14 bytes and 3 programmable bytes of the Standard RAM are overlaid by time, alarm data and control registers. The remaining 111 bytes are general-purpose memory.

Registers with reserved bits should be written using the read-modify-write method.

All register locations within the device are accessed by the RTC Index and Data registers (at base address and base address+1). The Index register points to the register location being accessed, and the Data register contains the data to be transferred to or from the location. An additional 128 bytes of battery-backed RAM (also called Extended RAM) may be accessed via a second pair of Index and Data registers.

Access to the two RAMs may be locked. For details see Table 5-7 on page 99.

The RTC registers can be accessed (see Section 5.4.2.1 "LDN 00h - Real-Time Clock" on page 98) at any time during normal operation mode (i.e.,when  $V_{SB}$  is within the recommended operation range). This access is disabled during battery-backed operation. The write operation to these registers is also disabled if bit 7 of the CRD Register is 0.

**Note:** Before attempting to perform any start-up procedures, read about bit 7 (VRT) of the CRD Register.

This section describes the RTC Timing and Control Registers that control basic RTC functionality.

Index	Туре	Name	Reset Type
00h	R/W	SEC. Seconds Register	V <sub>PP</sub> PUR
01h	R/W	SECA. Seconds Alarm Register	V <sub>PP</sub> PUR
02h	R/W	MIN. Minutes Register	V <sub>PP</sub> PUR
03h	R/W	MINA. Minutes Alarm Register	V <sub>PP</sub> PUR
04h	R/W	HOR. Hours Register	V <sub>PP</sub> PUR
05h	R/W	HORA. Hours Alarm Register	V <sub>PP</sub> PUR
06h	R/W	DOW. Day Of Week Register	V <sub>PP</sub> PUR
07h	R/W	DOM. Date Of Month Register	V <sub>PP</sub> PUR
08h	R/W	MON. Month Register	V <sub>PP</sub> PUR
09h	R/W	YER. Year Register	V <sub>PP</sub> PUR
0Ah	R/W	CRA. RTC Control Register A	Bit specific
0Bh	R/W	CRB. RTC Control Register B	Bit specific
0Ch	RO	CRC. RTC Control Register C	Bit specific
0Dh	RO	CRD. RTC Control Register D	V <sub>PP</sub> PUR
Programmable <sup>1</sup>	R/W	DOMA. Date of Month Alarm Register	V <sub>PP</sub> PUR
Programmable <sup>1</sup>	R/W	MONA. Month Alarm Register	V <sub>PP</sub> PUR
Programmable <sup>1</sup>	R/W	CEN. Century Register	V <sub>PP</sub> PUR

#### Table 5-19. RTC Register Map

1. Overlaid on RAM bytes in range 0Eh-7Fh. See Section 5.4.2.1 "LDN 00h - Real-Time Clock" on page 98.

#### Table 5-20. RTC Registers

Bit	Description	
Index 00h	Seconds Register - SEC (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Seconds Data. Values may be 00 to 59 in BCD format or 00 to 3B in binary format.	
Index 01h	Seconds Alarm Register - SECA (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Seconds Alarm Data. Values may be 00 to 59 in BCD format or 00 to 3B in binary format.	
	When bits 7 and 6 are both set to one ("11"), unconditional match is selected.	
Index 02h	Minutes Register - MIN (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Minutes Data. Values can be 00 to 59 in BCD format, or 00 to 3B in binary format.	

## Table 5-20. RTC Registers (Continued)

Bit	Description	
Index 03h	Minutes Alarm Register - MINA (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	<b>Minutes Alarm Data.</b> Values can be 00 to 59 in BCD format, or 00 to 3B in binary format. When bits 7 and 6 are both set to 1, unconditional match is selected. See Section 5.5.2.5 "Alarms information about "unconditional" matches.	" on page 107 for more
Index 04h	Hours Register - HOR (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Hours Data. For 12-hour mode, values can be 01 to 12 (AM) and 81 to 92 (PM) in BCD format, or 8C (PM) in binary format. For 24-hour mode, values can be 0- to 23 in BCD format or 00 to 17 in b	
Index 05h	Hours Alarm Register - HORA (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Hours Alarm Data. For 12-hour mode, values may be 01 to 12 (AM) and 81 to 92 (PM) in BCD for 81 to 8C (PM) in Binary format. For 24-hour mode, values may be 0- to 23 in BCD format or 00 to	( )
	When bits 7 and 6 are both set to one ("11"), unconditional match is selected.	
Index 06h	Day of Week Register - DOW (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Day Of Week Data. Values may be 01 to 07 in BCD format or 01 to 07 in binary format.	
Index 07h	Date of Month Register - DOM (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Date Of Month Data. Values may be 01 to 31 in BCD format or 01 to 1F in binary format.	
Index 08h Width: Byte	Month Register - MON (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Month Data. Values may be 01 to 12 in BCD format or 01 to 0C in binary format.	
Index 09h	Year Register - YER (R/W)	Reset Type: V <sub>PP</sub> PUR
7:0	Year Data. Values may be 00 to 99 in BCD format or 00 to 63 in binary format.	
Index 0Ah This registe		eset Type: Bit Specific 7 of CRD.
7	<ul> <li>Update in Progress. (RO) This bit is not affected by reset. This bit reads 0 when bit 7 of the CRB</li> <li>0: Timing registers not updated within 244 μs.</li> <li>1: Timing registers updated within 244 μs.</li> </ul>	Register is 1.
6:4	<b>Divider Chain Control.</b> These bits control the configuration of the divider chain for timing generat selection. See Table 5-21 on page 114. They are cleared to 000 as long as bit 7 of CRD is 0.	tion and register bank
3:0	<b>Periodic Interrupt Rate Select.</b> These bits select one of fifteen output taps from the clock divider of the periodic interrupt. See Table 5-22 on page 114 and Figure 5-7 on page 106. They are cleared CRD is 0.	
Index 0Bh	RTC Control Register B - CRB (R/W) R	eset Type: Bit Specific
7	<ul> <li>Set Mode. This bit is reset at V<sub>PP</sub> power-up reset only.</li> <li>0: Timing updates occur normally.</li> <li>1: User copy of time is "frozen", allowing the time registers to be accessed whether or not an update of the time registers to be</li></ul>	late occurs.
6	<ul> <li>Periodic Interrupt. Bits [3:0] of the CRA Register determine the rate at which this interrupt is gene RTC reset (i.e., hardware or software reset) or when RTC is disable.</li> <li>0: Disable.</li> <li>1: Enable.</li> </ul>	rated. It is cleared to 0 on
5	Alarm Interrupt. This interrupt is generated immediately after a time update in which the seconds, month time equal their respective alarm counterparts. It is cleared to 0 as long as bit 7 of the CRE 0: Disable. 1: Enable.	
4	<ul> <li>Update Ended Interrupt. This interrupt is generated when an update occurs. It is cleared to 0 on or software reset) or when the RTC is disable.</li> <li>0: Disable.</li> <li>1: Enable.</li> </ul>	RTC reset (i.e., hardware
3	<b>Reserved.</b> This bit is defined as "Square Wave Enable" by the MC146818 and is not supported by always read as 0.	y the RTC. This bit is

Table 5-20.         RTC Registers (Continued)
---

Bit	Description	
2	Data Mode. This bit is reset at V <sub>PP</sub> power-up reset only.	
	0: Enable BCD format.	
	1: Enable Binary format.	
1	Hour Mode. This bit is reset at V <sub>PP</sub> power-up reset only.	
	0: Enable 12-hour format.	
	1: Enable 24-hour format.	
0	Daylight Saving. This bit is reset at VPP power-up reset only.	
	0: Disable.	
	1: Enable:	
	- In the spring, time advances from 1:59:59 AM to 3:00:00 AM on the first Sunday in April.	
	- In the fall, time returns from 1:59:59 AM to 1:00:00 AM on the last Sunday in October.	
Index 0Ch	RTC Control Register C - CRC (RO)	Reset Type: Bit Specific
7	<b>IRQ Flag.</b> Mirrors the value on the interrupt output signal. When interrupt is active, IRQF is 1. vate the interrupt pin), read the CRC Register as the flag bits UF, AF and PF are cleared after 0. IRQ insertion	
	0: IRQ inactive.	
6	1: Logic equation is true: ((UIE and UF) or (AIE and AF) or (PIE and PF)). Periodic Interrupt Flag. Cleared to 0 on RTC reset (i.e., hardware or software reset) or the R <sup>-</sup>	C disabled in addition this
6	bit is cleared to 0 when this register is read.	i C disabled. In addition, this
	0: No transition occurred on the selected tap since the last read.	
	1: Transition occurred on the selected tap of the divider chain.	
5	Alarm Interrupt Flag. Cleared to 0 as long as bit 7 of the CRD Register is reads 0. In addition this register is read.	, this bit is cleared to 0 when
	0: No alarm detected since the last read.	
	1: Alarm condition detected.	
4	<b>Update Ended Interrupt Flag.</b> Cleared to 0 on RTC reset (i.e., hardware or software reset) or t this bit is cleared to 0 when this register is read.	he RTC disabled. In addition
	0: No update occurred since the last read.	
	1: Time registers updated.	
3:0	Reserved.	
Index 0Dh	RTC Control Register D - CRD (RO)	Reset Type: V <sub>PP</sub> PUR
7	Valid RAM and Time. This bit senses the voltage that feeds the RTC (VSB or VBAT) and indica low since the last time this bit was read. If it was too low, the RTC contents (time/calendar regis valid.	
	0: The voltage that feeds the RTC was too low.	
	1: RTC contents (time/calendar registers and CMOS RAM) are valid.	
6:0	Reserved.	
Index Prog	rammable Date of Month Alarm Register - DOMA (R/W)	Reset Type: V <sub>PP</sub> PUR
Index Prog 7:0	Intermation         Date of Month Alarm Register - DOMA (R/W)           Date of Month Alarm Data.         Values may be 01 to 31 in BCD format or 01 to 1F in Binary format	
7:0	Date of Month Alarm Data. Values may be 01 to 31 in BCD format or 01 to 1F in Binary format	
7:0	<b>Date of Month Alarm Data</b> . Values may be 01 to 31 in BCD format or 01 to 1F in Binary format When bits 7 and 6 are both set to one ("11"), unconditional match is selected. (Default)	at.
7:0 Index Proc	Date of Month Alarm Data. Values may be 01 to 31 in BCD format or 01 to 1F in Binary format         When bits 7 and 6 are both set to one ("11"), unconditional match is selected. (Default)         grammable       Month Alarm Register - MONA (R/W)	at.
7:0 Index Prog 7:0	Date of Month Alarm Data. Values may be 01 to 31 in BCD format or 01 to 1F in Binary format         When bits 7 and 6 are both set to one ("11"), unconditional match is selected. (Default)         grammable       Month Alarm Register - MONA (R/W)         Month Alarm Data. Values may be 01 to 12 in BCD format or 01 to 0C in Binary format.	at.

Table 5-21.	Divider	Chain	Control /	<b>Test Selection</b>
-------------	---------	-------	-----------	-----------------------

DV2	DV1	DV0	
CRA6	CRA5	CRA4	Configuration
0	0	Х	Oscillator Disabled
0	1	0	Normal Operation
0	1	1	Test
1	0	Х	
1	1	Х	Divider Chain Reset

Table 5-22. Periodic Interrupt Rate Encoding

Rate Select 3 2 1 0	Periodic Interrupt Rate (msec)	Divider Chain Output
0000	No interrupts	
0001	3.906250	7
0010	7.812500	8
0011	0.122070	2
0100	0.244141	3
0101	0.488281	4
0110	0.976562	5
0111	1.953125	6
1000	3.906250	7
1001	7.812500	8
1010	15.625000	9
1011	31.250000	10
1100	62.500000	11
1101	125.000000	12
1110	250.000000	13
1111	500.000000	14

Table 5-23. BCD and Binary Formats

Parameter	BCD Format	Binary Format
Seconds	00 to 59	00 to 3B
Minutes	00 to 59	00 to 3B
Hours	12-hour mode: 01 to 12 (AM)	12-hour mode: 01 to 0C (AM)
	81 to 92 (PM)	81 to 8C (PM)
	24-hour mode: 00 to 23	24-hour mode: 00 to 17
Day	01 to 07 (Sunday = 01)	01 to 07
Date	01 to 31	01 to 1F
Month	01 to 12 (January = 01)	01 to 0C
Year	00 to 99	00 to 63
Century	00 to 99	00 to 63

- 1) Read bit 7 of CRD at each system power-up to validate the contents of the RTC registers and the CMOS RAM. When this bit is 0, the contents of these registers and the CMOS RAM are questionable. This bit is reset when the backup battery voltage is too low. The voltage level at which this bit is reset is below the minimum recommended battery voltage, 2.4V. Although the RTC oscillator may function properly and the register contents may be correct at lower than 2.4V, this bit is reset since correct functionality cannot be guaranteed. System BIOS may use a checksum method to revalidate the contents of the CMOS-RAM. The checksum byte should be stored in the same CMOS RAM.
- 2) Change the backup battery while normal operating power is present, and not in backup mode, to maintain valid time and register information. If a low leakage capacitor is connected to  $V_{BAT}$ , the battery may be changed in backup mode.
- A rechargeable NiCd battery may be used instead of a non-rechargeable Lithium battery. This is a preferred solution for portable systems, where small size components is essential.
- 4) A supercap capacitor may be used instead of the normal Lithium battery. In a portable system usually the V<sub>SB</sub> voltage is always present since the power management stops the system before its voltage falls to low. The supercap capacitor in the range of 0.047-0.47 F should supply the power during the battery replacement.

#### 5.5.4 RTC General-Purpose RAM Map

Table 5-24. Standard RAM Map

32579B

Index	Description
0Eh - 7Fh	Battery-backed general-purpose 111- byte RAM.

#### Table 5-25. Extended RAM Map

Index	Description
00h - 7Fh	Battery-backed general-purpose 128- byte RAM.

## 5.6 System Wakeup Control (SWC)

The SWC wakes up the system by sending a power-up request to the ACPI controller in response to the following maskable system events:

- Modem ring (RI2#)
- Audio Codec event (SDATA\_IN2)
- Programmable Consumer Electronics IR (CEIR) address

Each system event that is monitored by the SWC is fed into a dedicated detector that decides when the event is active, according to predetermined (either fixed or programmable) criteria. A set of dedicated registers is used to determine the wakeup criteria, including the CEIR address.

A Wakeup Events Status Register (WKSR) and a Wakeup Events Control Register (WKCR) hold a Status bit and Enable bit, respectively, for each possible wakeup event.

Upon detection of an active event, the corresponding Status bit is set to 1. If the event is enabled (the corresponding Enable bit is set to 1), a power-up request is issued to the ACPI controller. In addition, detection of an active wakeup event may be also routed to an arbitrary IRQ.

Disabling an event prevents it from issuing power-up requests, but does not affect the Status bits. A power-up reset is issued to the ACPI controller when both the Status and Enable bits are set to 1 for at least one event type.

SWC logic is powered by V<sub>SB</sub>. The SWC control and configuration registers are battery backed, powered by V<sub>PP</sub> The setup of the wakeup events, including programmable sequences, is retained throughout power failures (no V<sub>SB</sub>) as long as the battery is connected. V<sub>PP</sub> is taken from V<sub>SB</sub> if V<sub>SB</sub> > 2.0; otherwise, V<sub>BAT</sub> is used as the V<sub>PP</sub> source.

Hardware reset does not affect the SWC registers. They are reset only by a SIO software reset or power-up of  $V_{PP}$ 

#### 5.6.1 Event Detection

#### 5.6.1.1 Audio Codec Event

A low-to-high transition on SDATA\_IN2 indicates the detection of an Audio Codec event and can be used as a wakeup event.

#### 5.6.1.2 CEIR Address

A CEIR transmission received on IRRX1 in a pre-selected standard (NEC, RCA or RC-5) is matched against a programmable CEIR address. Detection of matching can be used as a wakeup event. The CEIR address detection operates independently of the serial port with the IR (which is powered down with the rest of the system).

Whenever an IR signal is detected, the receiver immediately enters the Active state. When this happens, the receiver keeps sampling the IR input signal and generates a bit string where a logic 1 indicates an idle condition and a logic 0 indicates the presence of IR energy. The received bit string is de-serialized and assembled into 8-bit characters.

The expected CEIR protocol of the received signal should be configured through bits [5:4] of the CEIR Wakeup Control register (IRWCR) (see Table 5-30 on page 119).

The CEIR Wakeup Address register (IRWAD) holds the unique address to be compared with the address contained in the incoming CEIR message. If CEIR is enabled (IRWCR[0] = 1) and an address match occurs, then the CEIR Event Status bit of WKSR is set to 1.

The CEIR Address Shift register (ADSR) holds the received address which is compared with the address contained in the IRWAD. The comparison is affected also by the CEIR Wakeup Address Mask register (IRWAM) in which each bit determines whether to ignore the corresponding bit in the IRWAD.

If CEIR routing to interrupt request is enabled, the assigned SWC interrupt request can be used to indicate that a complete address has been received. To get this interrupt when the address is completely received, IRWAM should be written with FFh. Once the interrupt is received, the value of the address can be read from ADSR.

Another parameter that is used to determine whether a CEIR signal is to be considered valid is the bit cell time width. There are four time ranges for the different protocols and carrier frequencies. Four pairs of registers (IRWTRxL and IRWTRxH) define the low and high limits of each time range. Table 5-26 lists the recommended time ranges limits for the different protocols and their applicable ranges. The values are represented in hexadecimal code where the units are of 0.1 ms.

Time Range	RC-5		NEC		RCA	
	Low Limit	High Limit	Low Limit	High Limit	Low Limit	High Limit
0	10h	14h	09h	0Dh	0Ch	12h
1	07h	0Bh	14h	19h	16h	1Ch
2	-	-	50h	64h	B4h	DCh
3	-	-	28h	32h	23h	2Dh

Table 5-26. Time Range Limits for CEIR Protocols

#### 5.6.2 SWC Registers

The SWC registers are organized in two banks. The offsets are related to a base address that is determined by the SWC Base Address Register in the logical device configuration. The lower three registers are common to the two banks while the upper registers (03h-0Fh) are divided as follows:

- Bank 0 holds reserved registers.
- Bank 1 holds the CEIR Control Registers.

The active bank is selected through the Configuration Bank Select field (bits [1:0]) in the Wakeup Configuration Register (WKCFG). See Table 5-29 on page 118.

The tables that follow provide register maps and bit definitions for Banks 0 and 1.

#### Table 5-27. Banks 0 and 1 - Common Control and Status Register Map

Offset	Туре	Name	Reset Value
00h	R/W1C	WKSR. Wakeup Events Status Register	00h
01h	R/W	WKCR. Wakeup Events Control Register	03h
02h	R/W	WKCFG. Wakeup Configuration Register	00h

#### Table 5-28. Bank 1 - CEIR Wakeup Configuration and Control Register Map

Offset	Туре	Name	Reset Value
03h	R/W	IRWCR. CEIR Wakeup Control Register	00h
04h		RSVD. Reserved	
05h	R/W	IRWAD. CEIR Wakeup Address Register	00h
06h	R/W	IRWAM. CEIR Wakeup Address Mask Register	E0h
07h	RO	ADSR. CEIR Address Shift Register	00h
08h	R/W	IRWTR0L. CEIR Wakeup, Range 0, Low Limit Register	10h
09h	R/W	IRWTR0H. CEIR Wakeup, Range 0, High Limit Register	14h
0Ah	R/W	IRWTR1L. CEIR Wakeup, Range 1, Low Limit Register	07h
0Bh	R/W	IRWTR1H. CEIR Wakeup, Range 1, High Limit Register	0Bh
0Ch	R/W	IRWTR2L. CEIR Wakeup, Range 2, Low Limit Register	50h
0Dh	R/W	IRWTR2H. CEIR Wakeup, Range 2, High Limit Register	64h
0Eh	R/W	IRWTR3L. CEIR Wakeup, Range 3, Low Limit Register	28h
0Fh	R/W	IRWTR3H. CEIR Wakeup, Range 3, High Limit Register	32h

## Table 5-29. Banks 0 and 1 - Common Control and Status Registers

Bit	Description				
Offset 00	h Wakeup Events Status Register - WKSR (R/W1C) Reset Value: 00h				
	ter is set to 00h on power-up of $V_{PP}$ or software reset. It indicates which wakeup event and/or PME occurred. (See Section lower Management Events" on page 160.)				
7	Reserved.				
6	Reserved. Must be set to 0.				
5	IRRX1 (CEIR) Event Status. This sticky bit shows the status of the CEIR event detection.				
	0: Event not detected. (Default)				
	1: Event detected.				
4:2	Reserved.				
1	RI2# Event Status. This sticky bit shows the status of RI2# event detection.				
	0: Event not detected. (Default)				
	1: Event detected.				
0	SDATA_IN2 Event Status. This sticky bit shows the status of Audio Codec event detection.				
	0: Event not detected. (Default)				
	1: Event detected.				
Offset 01	h Wakeup Events Control Register - WKCR (R/W) Reset Value: 03h				
	ter is set to 03h on power-up of V <sub>PP</sub> or software reset. Detected wakeup events that are enabled issue a power-up request the troller and/or a PME to the Core Logic module. (See Section 6.2.9.4 "Power Management Events" on page 160.)				
7	Reserved.				
6	Reserved. Must be set to 0.				
5	IRRX1 (CEIR) Event Enable.				
	0: Disable. (Default)				
	1: Enable.				
4:2	Reserved.				
1	RI2# Event Enable.				
	0: Disable.				
	1: Enable. (Default)				
0	SDATA_IN2 Event Enable.				
	0: Disable.				
	1: Enable. (Default)				
Offset 02 This regis	M         Wakeup Configuration Register - WKCFG (R/W)         Reset Value: 00h           ster is set to 00h on power-up of V <sub>PP</sub> or software reset. It enables access to CEIR registers.         Reset Value: 00h				
7:5	Reserved.				
4	Reserved. Must be set to 0.				
3	Reserved. Must be set to 0.				
2	Reserved.				
1:0	Configuration Bank Select Bits.				
	00: Only shared registers are accessible.				
	01: Shared registers and Bank 1 (CEIR) registers are accessible.				
	10: Bank selected.				
	11: Reserved.				

#### Bit Description Bank 1, Offset 03h CEIR Wakeup Control Register - IRWCR (R/W) Reset Value: 00h This register is set to 00h on power-up of V<sub>PP</sub> or software reset. 7:6 Reserved. 5:4 **CEIR Protocol Select.** 00: RC5 01: NEC/RCA 1x: Reserved 3 Reserved. 2 Invert IRRX Input. 0: Not inverted. (Default) 1: Inverted. 1 Reserved. 0 CEIR Enable. 0: Disable. (Default) 1: Enable. Bank 1, Offset 04h Reserved Bank 1, Offset 05h CEIR Wakeup Address Register - IRWAD (R/W) Reset Value: 00h This register defines the station address to be compared with the address contained in the incoming CEIR message. If CEIR is enabled (bit 0 of the IRWCR register is 1) and an address match occurs, then bit 5 of the WKSR register is set to 1. This register is set to 00h on power-up of VPP or software reset. 7:0 CEIR Wakeup Address. Bank 1, Offset 06h CEIR Wakeup Mask Register - IRWAM (R/W) **Reset Value: E0h** Each bit in this register determines whether the corresponding bit in the IRWAD register takes part in the address comparison. Bits 5, 6, and 7 must be set to 1 if the RC-5 protocol is selected. This register is set to E0h on power-up of V<sub>PP</sub> or software reset. 7:0 CEIR Wakeup Address Mask. If the corresponding bit is 0, the address bit is not masked (enabled for compare). If the corresponding bit is 1, the address bit is masked (ignored during compare). Bank 1, Offset 07h CEIR Address Shift Register - ADSR (RO) Reset Value: 00h This register holds the received address to be compared with the address contained in the IRWAD register. This register is set to 00h on power-up of $V_{PP}$ or software reset. 7:0 **CEIR Address. CEIR Wakeup Range 0 Registers** These two registers (IRWTR0L and IRWTR0H) define the low and high limits of time range 0 (see Table 5-26 on page 116). The values are represented in units of 0.1 ms. • RC-5 protocol: The bit cell width must fall within this range for the cell to be considered valid. The nominal cell width is 1.778 msec for a 36 KHz carrier. IRWTR0L and IRWTR0H should be set to 10h and 14h, respectively. (Default) • NEC protocol: The time distance between two consecutive CEIR pulses that encodes a bit value of 0 must fall within this range. The nominal distance for a 0 is 1.125 msec for a 38 KHz carrier. IRWTR0L and IRWTR0H should be set to 09h and 0Dh, respectively. Bank 1, Offset 08h Reset Value: 10h **IRWTR0L Register (R/W)** This register is set to 10h on power-up of $V_{PP}$ or software reset. 7:5 Reserved. 4:0 CEIR Pulse Change, Range 0, Low Limit. Bank 1, Offset 09h **IRWTR0H Register (R/W)** Reset Value: 14h This register is set to 14h on power-up of $V_{\mbox{\scriptsize PP}}$ or software reset. 7:5 Reserved. 4:0 CEIR Pulse Change, Range 0, High Limit.

#### Table 5-30. Bank 1 - CEIR Wakeup Configuration and Control Registers

Bit	Description	-
	CEIR Wakeup Range 1 Registers	
	registers (IRWTR1L and IRWTR1H) define the low and high limits of time range 1 (see Table 5-26 on pagented in units of 0.1 ms.	ge 116). The values
	otocol: The pulse width defining a half-bit cell must fall within this range in order for the cell to be conside pulse width is 0.889 for a 38 KHz carrier. IRWTR1L and IRWTR1H should be set to 07h and 0Bh, respe	
	ptocol: The time between two consecutive CEIR pulses that encodes a bit value of 1 must fall within this r a 1 is 2.25 msec for a 36 KHz carrier. IRWTR1L and IRWTR1H should be set to 14h and 19h, respective	•
Bank 1, Of	ifset 0Ah IRWTR1L Register (R/W)	Reset Value: 07h
This registe	er is set to 07h on power-up of V <sub>PP</sub> or software reset.	
7:5	Reserved.	
4:0	CEIR Pulse Change, Range 1, Low Limit.	
Bank 1, Of		Reset Value: 0Bh
This registe	er is set to 0Bh on power-up of V <sub>PP</sub> or software reset.	
7:5	Reserved.	
4:0	CEIR Pulse Change, Range 1, High Limit.	
are represe RC-5 pr NEC pr	registers (IRWTR2L and IRWTR2H) define the low and high limits of time range 2 (see Table 5-26 on page ented in units of 0.1 ms. otocol: These registers are not used when the RC-5 protocol is selected. otocol: The header pulse width must fall within this range in order for the header to be considered valid. T for a 38 KHz carrier. IRWTR2L and IRWTR2H should be set to 50h and 64h, respectively. (Default)	
Bank 1, Of		Reset Value: 50h
7:0	CEIR Pulse Change, Range 2, Low Limit.	
Bank 1, Of This registe	ifset 0Dh IRWTR2H Register (R/W) er is set to 64h on power-up of V <sub>PP</sub> or software reset.	Reset Value: 64h
7:0	CEIR Pulse Change, Range 2, High Limit.	
are represe	CEIR Wakeup Range 3 Registers registers (IRWTR3L and IRWTR3H) define the low and high limits of time range 3 (see Table 5-26 on pagented in units of 0.1 ms. rotocol: These registers are not used when the RC-5 protocol is selected.	ge 116). The values
NEC pro	ptocol: The post header gap width must fall within this range in order for the gap to be considered valid. T	he nominal value is
	c for a 36 KHz carrier. IRWTR3L and IRWTR3H should be set to 28h and 32h, respectively. (Default)	
Bank 1, Of This registe	IRWTR3L Register (R/W)           er is set to 28h on power-up of V <sub>PP</sub> or software reset.	Reset Value: 28h
7:0	CEIR Pulse Change, Range 3, Low Limit.	
Bank 1, Of This registe	IRWTR3H Register (R/W)       er is set to 32h on power-up of V <sub>PP</sub> or software reset.	Reset Value: 32h
7:0	CEIR Pulse Change, Range 3, High Limit.	

## 5.7 ACCESS.bus Interface

The SC1200/SC1201 processor has two ACCESS.bus (ACB) controllers. ACB is a two-wire synchronous serial interface compatible with the ACCESS.bus physical layer, Intel's SMBus, and Philips'  $I^2$ C. The ACB can be configured as a bus master or slave, and can maintain bidirectional communication with both multiple master and slave devices. As a slave device, the ACB may issue a request to become the bus master.

The ACB allows easy interfacing to a wide range of lowcost memories and I/O devices, including: EEPROMs, SRAMs, timers, ADC, DAC, clock chips and peripheral drivers.

The ACCESS.bus protocol uses a two-wire interface for bidirectional communication between the ICs connected to the bus. The two interface lines are the Serial Data Line (AB1D and AB2D) and the Serial Clock Line (AB1C and AB2C). (Here after referred to as ABD and ABC unless otherwise specified.) These lines should be connected to a positive supply via an internal or external pull-up resistor, and remain high even when the bus is idle.

Each IC has a unique address and can operate as a transmitter or a receiver (though some peripherals are only receivers).

During data transactions, the master device initiates the transaction, generates the clock signal and terminates the transaction. For example, when the ACB initiates a data transaction with an attached ACCESS.bus compliant peripheral, the ACB becomes the master. When the peripheral responds and transmits data to the ACB, their master/slave (data transaction initiator and clock generator) relationship is unchanged, even though their transmitter/receiver functions are reversed.

This section describes the general ACB functional block. A device may include a different implementation. For device specific implementation, see Section 5.4.2.5 "LDN 05h and 06h - ACCESS.bus Ports 1 and 2" on page 103.

#### 5.7.1 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (ABC). Consequently, throughout the clock's high period, the data should remain stable (see Figure 5-13). Any changes on the ABD line during the high state of the ABC and in the middle of a transaction aborts the current transaction. New data should be sent during the low ABC state. This protocol permits a single data line to transfer both command/control information and data, using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Each byte is transferred with the most significant bit first, and after each byte (8 bits), an Acknowledge signal must follow. The following sections provide further details of this process. During each clock cycle, the slave can stall the master while it handles the previous data or prepares new data. This can be done for each bit transferred, or on a byte boundary, by the slave holding ABC low to extend the clock-low period. Typically, slaves extend the first clock cycle of a transfer if a byte read has not yet been stored, or if the next byte to be transmitted is not yet ready. Some microcontrollers, with limited hardware support for ACCESS.bus, extend the access after each bit, thus allowing the software to handle this bit.




Figure 5-13. Bit Transfer

#### 5.7.2 Start and Stop Conditions

The ACCESS.bus master generates Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and retains this status for a certain time after a Stop Condition is generated. A high-to-low transition of the data line (ABD) while the clock (ABC) is high indicates a Start Condition. A low-to-high transition of the ABD line while the ABC is high indicates a Stop Condition (Figure 5-14).

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a change in the direction of data transfer.




Figure 5-14. Start and Stop Conditions

#### 5.7.3 Acknowledge (ACK) Cycle

The ACK cycle consists of two signals: the ACK clock pulse sent by the master with each byte transferred, and the ACK signal sent by the receiving device (see Figure 5-15).

The master generates the ACK clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases

the ABD line (permits it to go high) to allow the receiver to send the ACK signal. The receiver must pull down the ABD line during the ACK clock pulse, signalling that it has correctly received the last data byte and is ready to receive the next byte. Figure 5-16 illustrates the ACK cycle.




Figure 5-15. ACCESS.bus Data Transaction




Figure 5-16. ACCESS.bus Acknowledge Cycle

#### 5.7.4 Acknowledge After Every Byte Rule

According to this rule, the master generates an acknowledge clock pulse after each byte transfer, and the receiver sends an acknowledge signal after every byte received. There are two exceptions to this rule:

- When the master is the receiver, it must indicate to the transmitter the end of data by not acknowledging (negative acknowledge) the last byte clocked out of the slave. This negative acknowledge still includes the acknowledge clock pulse (generated by the master), but the ABD line is not pulled down.
- When the receiver is full, otherwise occupied, or a problem has occurred, it sends a negative acknowledge to indicate that it cannot accept additional data bytes.

#### 5.7.5 Addressing Transfer Formats

Each device on the bus has a unique address. Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device should send an acknowledge signal on the ABD line, once it recognizes its address.

The address consists of the first 7 bits after a Start Condition. The direction of the data transfer (R/W#) depends on the bit sent after the address, the eighth bit. A low-to-high transition during a ABC high period indicates the Stop Condition, and ends the transaction of ABD (see Figure 5-17).

When the address is sent, each device in the system compares this address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending on the state of the R/W# bit (1 = Read, 0 = Write), the device acts either as a transmitter or a receiver.

The  $l^2C$  bus protocol allows a general call address to be sent to all slaves connected to the bus. The first byte sent specifies the general call address (00h) and the second byte specifies the meaning of the general call (for example, write slave address by software only). Those slaves that require data acknowledge the call, and become slave receivers; other slaves ignore the call.

#### 5.7.6 Arbitration on the Bus

Multiple master devices on the bus require arbitration between their conflicting bus access demands. Control of the bus is initially determined according to address bits and clock cycle. If the masters are trying to address the same slave, data comparisons determine the outcome of this arbitration. In master mode, the device immediately aborts a transaction if the value sampled on the ABD line differs from the value driven by the device. (An exception to this rule is ABD while receiving data. The lines may be driven low by the slave without causing an abort.)

The ABC signal is monitored for clock synchronization and to allow the slave to stall the bus. The actual clock period is set by the master with the longest clock period, or by the slave stall period. The clock high period is determined by the master with the shortest clock high period.

When an abort occurs during the address transmission, a master that identifies the conflict should give up the bus, switch to slave mode and continue to sample ABD to check if it is being addressed by the winning master on the bus.


#### 5.7.7 Master Mode

#### **Requesting Bus Mastership**

An ACCESS.bus transaction starts with a master device requesting bus mastership. It asserts a Start Condition, followed by the address of the device it wants to access. If this transaction is successfully completed, the software may assume that the device has become the bus master.

For the device to become the bus master, the software should perform the following steps:

- Configure ACBCTL1[2] to the desired operation mode. (Polling or Interrupt) and set the ACBCTL1[0]. This causes the ACB to issue a Start Condition on the ACCESS.bus when the ACCESS.bus becomes free (ACBCST[1] is cleared, or other conditions that can delay start). It then stalls the bus by holding ABC low.
- If a bus conflict is detected (i.e., another device pulls down the ABC signal), the ACBST[5] is set.
- If there is no bus conflict, ACBST[1] and ACBST[6] are set.
- 4) If the ACBCTL1[2] is set and either ACBST[5] or ACBST[6] is set, an interrupt is issued.



#### Figure 5-17. A Complete ACCESS.bus Data Transaction

AMD Geode™ SC1200/SC1201 Processor Data Book

When the device is the active master of the ACCESS.bus (ACBST[1] is set), it can send the address on the bus.

The address sent should not be the device's own address, as defined by ACBADDR[6:0] if ACBADDR[7] is set, nor should it be the global call address if ACBST[3] is set.

To send the address byte, use the following sequence:

- For a receive transaction where the software wants only one byte of data, it should set ACBCTL1[4]. If only an address needs to be sent or if the device requires stall for some other reason, set ACBCTL1[7].
- 2) Write the address byte (7-bit target device address) and the direction bit to the ACBSDA register. This causes the ACB to generate a transaction. At the end of this transaction, the acknowledge bit received is copied to ACBST[4]. During the transaction, the ABD and ABC lines are continuously checked for conflict with other devices. If a conflict is detected, the transaction is aborted, ACBST[5] is set and ACBST[1] is cleared.
- 3) If ACBCTL1[7] is set and the transaction was successfully completed (i.e., both ACBST[5] and ACBST[4] are cleared), ACBST[3] is set. In this case, the ACB stalls any further ACCESS.bus operations (i.e., holds ABC low). If ACBCTL1[2] is set, it also sends an interrupt request to the host.
- 4) If the requested direction is transmit and the start transaction was completed successfully (i.e., neither ACBST[5] nor ACBST[4] is set, and no other master has accessed the device), ACBST[6] is set to indicate that the ACB awaits attention.
- 5) If the requested direction is receive, the start transaction was completed successfully and ACBCTL1[7] is cleared, the ACB starts receiving the first byte automatically.
- Check that both ACBST[5] and ACBST[4] are cleared. If ACBCTL1[2] is set, an interrupt is generated when ACBST[5] or ACBST[4] is set.

#### Master Transmit

After becoming the bus master, the device can start transmitting data on the ACCESS.bus.

To transmit a byte in an interrupt or polling controlled operation, the software should:

- Check that both ACBST[5] and ACBST[4] are cleared, and that ACBST[6] is set. If ACBCTL1[7] is set, also check that ACBST[3] is cleared (and clear it if required).
- 2) Write the data byte to be transmitted to the ACBSDA.

When either ACBST[5] or ACBST[4] is set, an interrupt is generated. When the slave responds with a negative acknowledge, ACBST[4] Register is set and ACBST[6] remains cleared. In this case, if ACBCTL1[2] Register is set, an interrupt is issued.

#### **Master Receive**

After becoming the bus master, the device can start receiving data on the ACCESS.bus.

To receive a byte in an interrupt or polling operation, the software should:

- 1) Check that ACBST[6] is set and that ACBST[5] is cleared. If ACBCTL1[7] is set, also check that the ACBST[3] is cleared (and clear it if required).
- Set ACBCTL1[4] to 1, if the next byte is the last byte that should be read. This causes a negative acknowledge to be sent.
- 3) Read the data byte from the ACBSDA.

Before receiving the last byte of data, set ACBCTL1[4].

#### 5.7.7.1 Master Stop

To end a transaction, set the ACBCTL1[1] before clearing the current stall flag (i.e., ACBST[6], ACBST[4], or ACBST[3]). This causes the ACB to send a Stop Condition immediately, and to clear ACBCTL1[1]. A Stop Condition may be issued only when the device is the active bus master (i.e., ACBST[1] is set).

#### **Master Bus Stall**

The ACB can stall the ACCESS.bus between transfers while waiting for the host response. The ACCESS.bus is stalled by holding the AB1C signal low after the acknowledge cycle. Note that this is interpreted as the beginning of the following bus operation. The user must make sure that the next operation is prepared before the flag that causes the bus stall is cleared.

The flags that can cause a bus stall in master mode are:

- Negative acknowledge after sending a byte (ACBST[4] = 1).
- ACBST[6] bit is set.
- ACBCTL1[7] = 1, after a successful start (ACBST[3] = 1).

#### **Repeated Start**

A repeated start is performed when the device is already the bus master (ACBST[1] is set). In this case, the ACCESS.bus is stalled and the ACB awaits host handling due to: negative acknowledge (ACBST[4] = 1), empty buffer (ACBST[6] = 1) and/or a stall after start (ACBST[3] 1).

For a repeated start:

- 1) Set \ACBCTL1[0] to 1.
- 2) In master receive mode, read the last data item from ACBSDA.
- Follow the address send sequence, as described previously in "Sending the Address Byte". If the ACB was awaiting handling due to ACBST[3] = 1, clear it only after writing the requested address and direction to ACBSDA.

124

#### **Master Error Detection**

The ACB detects illegal Start or Stop Conditions (i.e., a Start or Stop Condition within the data transfer, or the acknowledge cycle) and a conflict on the data lines of the ACCESS.bus. If an illegal condition is detected, ACBST[5] is set, and master mode is exited (ACBST[1] is cleared).

#### **Bus Idle Error Recovery**

When a request to become the active bus master or a restart operation fails, ACBST[5] is set to indicate the error. In some cases, both the device and the other device may identify the failure and leave the bus idle. In this case, the start sequence may be incomplete and the ACCESS.bus may remain deadlocked.

To recover from deadlock, use the following sequence:

- 1) Clear ACBST[5] and ACBCST[1].
- Wait for a timeout period to check that there is no other active master on the bus (i.e., ACBCST[1] remains cleared).
- Disable, and re-enable the ACB to put it in the nonaddressed slave mode. This completely resets the functional block.

At this point, some of the slaves may not identify the bus error. To recover, the ACB becomes the bus master: it asserts a Start Condition, sends an address byte, then asserts a Stop Condition which synchronizes all the slaves.

#### 5.7.8 Slave Mode

A slave device waits in idle mode for a master to initiate a bus transaction. Whenever the ACB is enabled and it is not acting as a master (i.e., ACBST[1] is cleared), it acts as a slave device.

Once a Start Condition on the bus is detected, the device checks whether the address sent by the current master matches either:

• The ACBADDR[6:0] value if ACBADDR[7] = 1.

or

• The general call address if ACBCTL1[5] 1.

This match is checked even when ACBST[1] is set. If a bus conflict (on ABD or ABC) is detected, ACBST[5] is set, ACBST[1] is cleared and the device continues to search the received message for a match.

If an address match or a global match is detected:

- The device asserts its ABD pin during the acknowledge cycle.
- ACBCST[2] and ACBST[2] are set. If ACBST[0] = 1 (i.e., slave transmit mode) ACBST[6] is set to indicate that the buffer is empty.

- If ACBCTL1[2] is set, an interrupt is generated if both ACBCTL1[2] and ACBCTL16 are set.
- The software then reads ACBST[0] to identify the direction requested by the master device. It clears ACBST[2] so future byte transfers are identified as data bytes.

#### **Slave Receive and Transmit**

Slave receive and transmit are performed after a match is detected and the data transfer direction is identified. After a byte transfer, the ACB extends the acknowledge clock until the software reads or writes ACBSDA. The receive and transmit sequences are identical to those used in the master routine.

#### **Slave Bus Stall**

When operating as a slave, the device stalls the ACCESS.bus by extending the first clock cycle of a transaction in the following cases:

- · ACBST[6] is set.
- ACBST[2] and ACBCTL1[6] are set.

#### **Slave Error Detection**

The ACB detects illegal Start and Stop Conditions on the ACCESS.bus (i.e., a Start or Stop Condition within the data transfer or the acknowledge cycle). When this occurs, ACBST[5] is set and ACBCST[3:2] are cleared, setting the ACB as an unaddressed slave.

#### 5.7.9 Configuration

#### **ABD and ABC Signals**

The ABD and ABC are open-drain signals. The device permits the user to define whether to enable or disable the internal pull-up of each of these signals.

#### **ACB Clock Frequency**

The ACB permits the user to set the clock frequency for the ACCESS.bus clock. The clock is set by the ACBCTL2[7:1], which determines the ABC clock period used by the device. This clock low period may be extended by stall periods initiated by the ACB or by another ACCESS.bus device. In case of a conflict with another bus master, a shorter clock high period may be forced by the other bus master until the conflict is resolved.

#### 5.7.10 ACB Registers

Each functional block is associated with a Logical Device Number (LDN) (see Section 5.3.2 "Banked Logical Device Registers" on page 92). ACCESS.Bus Port 1 is assigned as LDN 05h and ACCESS.bus Port 2 as LDN 06h. In addition to the registers listed here, there are additional configuration registers listed in Section 5.4.2.5 "LDN 05h and 06h - ACCESS.bus Ports 1 and 2" on page 103.

Offset	Туре	Name	Reset Value
00h	R/W	ACBSDA. ACB Serial Data	xxh
01h	R/W	ACBST. ACB Status	00h
02h	R/W	ACBCST. ACB Control Status	00h
03h	R/W	ACBCTL1. ACB Control 1	00h
04h	R/W	ACBADDR. ACB Own Address	xxh
05h	R/W	ACBCTL2. ACB Control 2	00h

#### Table 5-31. ACB Register Map

#### Table 5-32. ACB Registers

Bit	Description	
Offset 00h	ACB Serial Data Register - ACBSDA (R/W)	Reset Value: xxh
7:0	<b>ACB Serial Data.</b> This shift register is used to transmit and receive data. The most significant bit is transfirst, and the least significant bit is transmitted last. Reading or writing to ACBSDA is allowed only wher for repeated starts after setting the ACBCTL1[0]. An attempt to access the register in other cases may able results.	ACBST[6] is set, or
Offset 01h	ACB Status Register - ACBST (R/W)	Reset Value: 00h
	ad register with a special clear. Some of its bits may be cleared by software, as described below. This re 3 status. On reset, and when the ACB is disabled, ACBST is cleared (00h).	egister maintains the
7	SLVSTP (Slave Stop). (R/W1C) Writing 0 to SLVSTP is ignored.	
	0: Writing 1 or ACB disabled.	
	1: Stop Condition detected after a slave transfer in which ACBCST[2] or ACBCST[3] was set.	
6	SDAST (SDA Status). (RO)	
	0: Reading from ACBSDA during a receive, or when writing to it during a transmit. When ACBCTL1[0] SDA does not clear SDAST. This enables ACB to send a repeated start in master receive mode.	is set, reading ACB-
	1: SDA Data Register awaiting data (transmit - master or slave) or holds data that should be read (rec slave).	eive - master or
5	BER (Bus Error). (R/W1C) Writing 0 to this bit is ignored.	
	0: Writing 1 or ACB disabled.	
	1: Start or Stop Condition detected during data transfer (i.e., Start or Stop Condition during the transfer acknowledge cycle), or when an arbitration problem detected.	er of bits [8:2] and
4	NEGACK (Negative Acknowledge). (R/W1C) Writing 0 to this bit is ignored.	
	0: Writing 1 or ACB disabled.	
	1: Transmission not acknowledged on the ninth clock (In this case, SDAST (bit 6) is not set).	
3	STASTR (Stall After Start). (R/W1C) Writing 0 to this bit is ignored.	
	0: Writing 1 or ACB disabled.	
	1: Address sent successfully (i.e., a Start Condition sent without a bus error, or Negative Acknowledge set. This bit is ignored in slave mode. When STASTR is set, it stalls the ACCESS.bus by pulling dow suspends any further action on the bus (e.g., receive of first byte in master receive mode). In addition set, it also causes the ACB to send an interrupt.	vn the ABC line, and

Bit	Description
2	NMATCH (New Match). (R/W1C) Writing 0 to this bit is ignored. If ACBCTL1[2] is set, an interrupt is sent when this bit is set.
	0: Software writes 1 to this bit.
1	1: Address byte follows a Start Condition or a repeated start, causing a match or a global-call match.
I	
	0: Arbitration loss (BER, bit 5, is set) or recognition of a Stop Condition.
0	1: Bus master request succeeded and master mode active.
0	XMIT (Transmit). (RO) Direction bit.
	0: Master/slave transmit mode not active.
	1: Master/slave transmit mode active.
Offset 02h	ACB Control Status Register - ACBCST (R/W) Reset Value: 00h
-	er configures and controls the ACB functional block. It maintains the current ACB status and controls several ACB functions. Ind when the ACB is disabled, the non-reserved bits of ACBCST are cleared.
7:6	Reserved.
5	TGABC (Toggle ABC Line). (R/W) Enables toggling the ABC line during error recovery.
	0: Clock toggle completed.
	1: When the ABD line is low, writing 1 to this bit toggles the ABC line for one cycle. Writing 1 to TGABC while ABD is high is ignored.
4	TSDA (Test ABD Line). (RO) Reads the current value of the ABD line. It can be used while recovering from an error condi- tion in which the ABD line is constantly pulled low by an out-of-sync slave. Data written to this bit is ignored.
3	GCMTCH (Global Call Match). (RO)
	0: Start Condition or repeated Start and a Stop Condition (including illegal Start or Stop Condition).
	1: In slave mode, ACBCTL1.GCMEN is set and the address byte (the first byte transferred after a Start Condition) is 00h.
2	MATCH (Address Match). (RO)
	0: Start Condition or repeated Start and a Stop Condition (including illegal Start or Stop Condition).
	1: ACBADDR[7] is set and the first 7 bits of the address byte (the first byte transferred after a Start Condition) match the 7- bit address in ACBADDR.
1	BB (Bus Busy). (R/W1C)
	0: Writing 1, ACB disabled, or Stop Condition detected.
	1: Bus active (a low level on either ABD or ABC), or Start Condition.
0	<b>BUSY. (RO)</b> This bit should always be written 0. This bit indicates the period between detecting a Start Condition and completing receipt of the address byte. After this, the ACB is either free or enters slave mode.
	0: Completion of any state below or ACB disabled.
	1: ACB is in one of the following states:
	-Generating a Start Condition -Master mode (ACBST[1] is set)
	-Slave mode (ACBCST[2] or ACBCST[3] set).
Offset 03h	
7	STASTRE (Stall After Start Enable).
	0: When cleared, ACBST[3] can not be set. However, if ACBST[3] is set, clearing STASTRE does not clear ACBST[3].
	1: Stall after start mechanism enabled, and ACB stalls the bus after the address byte.
6	NMINTE (New Match Interrupt Enable).
	0: No interrupt issued on a new match.
	1: Interrupt issued on a new match only if ACBCTL1[2] set.
5	GCMEN (Global Call Match Enable).
	0: Global call match disabled.
	1: Global call match enabled.

## Table 5-32. ACB Registers (Continued)

Bit	Description				
4	ACK (Acknowledge). This bit is ignored in transmit mode. When the device acts as a receiver (slave or master), this bit				
	holds the stop transmitting instruction that is transmitted during the next acknowledge cycle.				
	0: Cleared after acknowledge cycle.				
	1: Negative acknowledge issued on next received byte.				
3	Reserved.				
2	INTEN (Interrupt Enable).				
	0: ACB interrupt disabled.				
	<ol> <li>ACB interrupt enabled. An interrupt is generated in response to one of the following events:         <ul> <li>Detection of an address match (ACBST[2] = 1) and ACBCTL1[6] = 1.</li> <li>Receipt of Bus Error (ACBST[5] = 1).</li> <li>Receipt of Negative Acknowledge after sending a byte (ACBST[4] = 1).</li> </ul> </li> </ol>				
	<ul> <li>-Acknowledge of each transaction (same as the hardware set of the ACBST[6]).</li> <li>-In master mode if ACBCTL1[7] = 1, after a successful start (ACBST[3] = 1).</li> <li>-Detection of a Stop Condition while in slave mode (ACBST[7] = 1).</li> </ul>				
1	-Detection of a Stop Condition while in slave mode (ACBS1[7] = 1). STOP (Stop).				
	0: Automatically cleared after Stop issued.				
	1: Setting this bit in master mode generates a Stop Condition to complete or abort current message transfer.				
0	START (Start). Set this bit only when in master mode or when requesting master mode.				
	0: Cleared after Start Condition sent or Bus Error (ACBST[5] = 1) detected.				
	<ol> <li>Single or repeated Start Condition generated on the ACCESS.bus. If the device is not the active master of the bus (ACBST[1] = 0), setting START generates a Start Condition when the ACCESS.bus becomes free (ACBCST[1] = 0). An address transmission sequence should then be performed.</li> </ol>				
	If the device is the active master of the bus (ACBST[1] = 1), setting START and then writing to ACBSDA generates a Start Condition. If a transmission is already in progress, a repeated Start Condition is generated. This condition can be used to switch the direction of the data flow between the master and the slave, or to choose another slave device without separating them with a Stop Condition.				
Offset 04h	ACB Own Address Register - ACBADDR (R/W) Reset Value: xxh				
7	SAEN (Slave Address Enable).				
	0: ACB does not check for an address match with ACBADDR[6:0].				
	1: ACBADDR[6:0] holds a valid address and enables the match of ADDR to an incoming address byte.				
6:0	ADDR (Address). These bits hold the 7-bit device address of the SC1200/SC1201 processor. When in slave mode, the first 7 bits received after a Start Condition are compared with this field (first bit received is compared with bit 6, and the last bit with bit 0). If the address field matches the received data and ACBADDR[7] is 1, a match is declared.				
Offset 05h This registe	ACB Control Register 2 - ACBCTL2 (R/W) Reset Value: 00h er enables/disables the functional block and determines the ACB clock rate.				
7:1	<b>ABCFRQ (ABC Frequency).</b> This field defines the ABC period (low and high time) when the device serves as a bus master. The clock low and high times are defined as follows:				
	tABCI = tABCh = 2*ABCFRQ*tCLK				
	where tCLK is the module input clock cycle, as defined in the Section 5.2 "Module Architecture" on page 91.				
	where tCLK is the module input clock cycle, as defined in the Section 5.2 "Module Architecture" on page 91.				
	where tCLK is the module input clock cycle, as defined in the Section 5.2 "Module Architecture" on page 91. ABCFRQ can be programmed to values in the range of 0001000b through 1111111b. Using any other value has unpredictable results.				
0	ABCFRQ can be programmed to values in the range of 0001000b through 1111111b. Using any other value has unpredict-				
0	ABCFRQ can be programmed to values in the range of 0001000b through 1111111b. Using any other value has unpredictable results.				

## Table 5-32. ACB Registers (Continued)

## 5.8 Legacy Functional Blocks

This section briefly describes the following blocks that provide legacy device functions:

- Parallel Port. (Similar to Parallel Port in the National Semiconductor PC87338.)
- Serial Port 1 and Serial Port 2 (SP1 and SP2), UART functionality for both SP1 and SP2. (Similar to SCC1 in the National Semiconductor PC87338.)
- Infrared Communications Port / Serial Port 3 functionality. (Similar to SCC2 in the National Semiconductor PC87338.)

The description of each Legacy block includes a general description, register maps, and bit maps.

#### 5.8.1 Parallel Port

The Parallel Port supports all IEEE1284 standard communication modes: Compatibility (known also as Standard or SPP), Bidirectional (known also as PS/2), FIFO, EPP (known also as Mode 4) and ECP (with an optional Extended ECP mode).

#### 5.8.1.1 Parallel Port Register and Bit Maps

The Parallel Port register maps (Table 5-33 and Table 5-34) are grouped according to first and second level offsets. EPP and second level offset registers are available only when the base address is 8-byte aligned.

Parallel Port functional block bit maps are shown in Table 5-35 and Table 5-36.

First Level Offset	Туре	Name	Modes (ECR Bits) 7 6 5
000h	R/W	DATAR. PP Data	000 or 001
000h	W	AFIFO. ECP Address FIFO	011
001h	RO	DSR. Status	All Modes
002h	R/W	DCR. Control	All Modes
003h	R/W	ADDR. EPP Address	100
004h	R/W	DATA0. EPP Data Port 0	100
005h	R/W	DATA1. EPP Data Port 1	100
006h	R/W	DATA2. EPP Data Port 2	100
007h	R/W	DATA3. EPP Data Port 3	100
400h	W	CFIFO. PP Data FIFO	010
400h	R/W	DFIFO. ECP Data FIFO	011
400h	R/W	TFIFO. Test FIFO	110
400h	RO	CNFGA. Configuration A	111
401h	RO	CNFGB. Configuration B	111
402h	R/W	ECR. Extended Control	All Modes
403h	R/W	EIR. Extended Index	All Modes
404h	R/W	EDR. Extended Data	All Modes
405h	R/W	EAR. Extended Auxiliary Status	All Modes

#### Table 5-33. Parallel Port Register Map for First Level Offset

Table 5-34.	Parallel Port Register Map for Second Level Offset	
-------------	--	--

Second Level Offset	Туре	Name				
00h	R/W	Control0. Control Register 0				
02h	R/W	Control2. Control Register 2				
04h	R/W	Control4. Control Register 4				
05h	R/W	PP Confg0. Parallel Port Configuration Register 0				

					Bi	its				
Offset	Name	7	6	5	4	3	2	1	0	
000h	DATAR				Data	Bits				
	AFIFO				Addre	ss Bits				
001h	DSR	Printer Status	ACK# Status	PE Status	SLCT Status	ERR# Status	RSVD		EPP Timeout Status	
002h	DCR	RS	VD	Direction Control	Interrupt Enable	PP Input Control	Printer Ini- tialization Control	Automatic Line Feed Control	Data Strobe Control	
003h	ADDR		EPP Device or Register Selection Address Bits							
004h	DATA0		EPP Device or R/W Data							
005h	DATA1		EPP Device or R/W Data							
006h	DATA2		EPP Device or R/W Data							
007h	DATA3				EPP Device	or R/W Data				
400h	CFIFO				Data	a Bits				
400h	DFIFO				Data	a Bits				
400h	TFIFO				Data	a Bits				
400h	CNFGA		RS	VD		Bit 7 of PP Confg0	RSVD			
401h	CNFGB	RSVD	Interrupt Request Value	I	nterrupt Selec	pt	RSVD	/D DMA Channel Select		
402h	ECR	EC	CP Mode Cont	rol	ECP Inter- rupt Mask	ECP DMA Enable	ECP Inter- rupt Ser- vice	FIFO Full	FIFO Empty	
403h	EIR			RSVD			See	cond Level Of	iset	
404h	EDR				Data	a Bits				
405h	EAR	FIFO Tag				RSVD				

## Table 5-35. Parallel Port Bit Map for First Level Offset

#### Table 5-36. Parallel Port Bit Map for Second Level Offset

			Bits							
Offset	Name	7	6	5	4	3	2	1	0	
00h	Control0	RS	VD	DCR Reg- ister Live	Freeze Bit		RSVD			
02h	Control2	SPP Com- patibility	Channel Address Enable	RSVD	Revision 1.7 or 1.9 Select		RSVD			
04h	Control4	RSVD	PP DMA	Request Inac	tive Time	RSVD	PP DMA	Request Act	ive Time	
05h	PP Confg0	Bit 3 of CNFGA	Demand DMA Enable	ECP IRQ Channel Number PE Inter- nal PU or Numb PD						


Both SP1 and SP2 provide UART functionality. The generic SP1 and SP2 support serial data communication with remote peripheral device or modem using a wired interface. The functional blocks can function as a standard 16450, 16550, or as an Extended UART.

#### 5.8.2.1 UART Mode Register Bank Overview

Four register banks, each containing eight registers, control UART operation. All registers use the same 8-byte address space to indicate offsets 00h through 07h. The BSR register selects the active bank and is common to all banks. See Figure 5-18.

#### 5.8.2.2 SP1 and SP2 Register and Bit Maps for UART Functionality

The tables in this subsection provide register and bit maps for Banks 0 through 3.



### Figure 5-18. UART Mode Register Bank Architecture

Offset	Туре	Name
00h	RO	RXD. Receiver Data Port
	W	TXD. Transmitter Data Port
01h	R/W	IER. Interrupt Enable
02h	RO	EIR. Event Identification (Read Cycles)
	R/W	FCR. FIFO Control (Write Cycles)
03h	W	LCR <sup>1</sup> . Line Control
	R/W	BSR <sup>1</sup> .Bank Select
04h	R/W	MCR. Modem/Mode Control
05h	R/W	LSR. Link Status
06h	R/W	MSR. Modem Status
07h	R/W	SPR. Scratchpad
	R/W	ASCR. Auxiliary Status and Control

#### Table 5-37. Bank 0 Register Map

1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 132.

			BSR	Bits				
7	6	5	4	3	2	1	0	Bank Selected
0	х	х	х	х	х	х	х	0
1	0	х	х	х	х	х	х	1
1	1	х	х	х	х	1	х	1
1	1	х	х	х	х	х	1	1
1	1	1	0	0	0	0	0	2
1	1	1	0	0	1	0	0	3

Table 5-38. Bank Selection Encoding

#### Table 5-39. Bank 1 Register Map

Offset	Туре	Name
00h	R/W	LBGD(L). Legacy Baud Generator Divisor Port (Low Byte)
01h	R/W	LBGD(H). Legacy Baud Generator Divisor Port (High Byte)
02h		RSVD. Reserved
03h	W	LCR <sup>1</sup> . Line Control
	R/W	BSR <sup>1</sup> . Bank Select
04h-07h		RSVD. Reserved

1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 132.

Offset	Туре	Name
00h	R/W	BGD(L). Baud Generator Divisor Port (Low Byte)
01h	R/W	BGD(H). Baud Generator Divisor Port (High Byte)
02h	R/W	EXCR1. Extended Control1
03h	R/W	BSR. Bank Select
04h	R/W	EXCR2. Extended Control 2
05h		RSVD. Reserved
06h	RO	RXFLV. RX_FIFO Level
07h	RO	TXFLV. TX_FIFO Level

#### Table 5-40. Bank 2 Register Map

#### Table 5-41. Bank 3 Register Map

Offset	Туре	Name
00h	RO	MRID. Module and Revision ID
01h	RO	SH_LCR. Shadow of LCR
02h	RO	SH_FCR. Shadow of FIFO Control
03h	R/W	BSR. Bank Select
04h-07h		RSVD. Reserved

Re	gister				Bi	ts			
Offset	Name	7	6	5	4	3	2	1	0
00h	RXD		RXD[7:0] (Receiver Data Bits)						
	TXD			Tک	(D[7:0] (Trans	mitter Data Bi	ts)		
01h	IER <sup>1</sup>		RSVD MS_IE LS_IE TXLDL_IE R					RXHDL_IE	
	IER <sup>2</sup>	RS	VD	TXEMP_IE	RSVD <sup>3</sup> /	MS_IE	LS_IE	TXLDL_IE	RXHDL_IE
					DMA_IE <sup>4</sup>				
02h	EIR <sup>1</sup>	FEN	[1:0]	RS	VD	RXFT	IPR1	IPR0	IPF
	EIR <sup>2</sup>	RS	VD	TXEMP_EV	RSVD <sup>3</sup> / DMA_EV <sup>4</sup>	MS_EV	LS_EV or TXHLT_EV	TXLDL_EV	RXHDL_EV
	FCR	RXFT	H[1:0]	TXFT	H[1:0]	RSVD	TXSR	RXSR	FIFO_EN
03h	LCR <sup>5</sup>	BKSE	SBRK	STKP	EPS	PEN	STB	WLS	6[1:0]
	BSR <sup>5</sup>	BKSE			BSR	[6:0] (Bank Se	elect)		
04h	MCR <sup>1</sup>		RSVD		LOOP	ISEN or DCDLP	RILP	RTS	DTR
	MCR <sup>2</sup>		RS	SVD		TX_DFR	RSVD	RTS	DTR
05h	LSR	ER_INF	TXEMP	TXRDY	BRK	FE	PE	OE	RXDA
06h	MSR	DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS
07h	SPR <sup>1</sup>				Scratc	h Data			
	ASCR <sup>2</sup>	RSVD	TXUR <sup>4</sup>	RXACT <sup>4</sup>	RXWDG <sup>4</sup>	RSVD	S_OET <sup>4</sup>	RSVD	RXF_TOUT

#### Table 5-42. Bank 0 Bit Map

1. Non-Extended Mode.

2. Extended Mode.

3. In SP1 only.

4. In SP2 only.

5. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 132.

#### Table 5-43. Bank 1 Bit Map

Register					Bi	its					
Offset	Name	7	6	5	4	3	2	1	0		
00h	LBGD(L)		LBGD[7:0] (Low Byte)								
01h	LBGD(H)		LBGD[15:8] (High Byte)								
02h	RSVD				Rese	erved					
03h	LCR <sup>1</sup>	BKSE	SBRK	STKP	EPS	PEN	STB	WLS	6[1:0]		
	BSR <sup>1</sup>	BKSE			BSR	[6:0] (Bank Se	elect)				
04h-07h	RSVD				Rese	erved					

1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38 on page 132.

Re	egister				Bits					
Offset	Name	7	6	5	4	3	2	1	0	
00h	BGD(L)		BGD[7:0] (Low Byte)							
01h	BGD(H)		BGD [15:8] (High Byte)							
02h	EXCR1	BTEST	RSVD	ETDLBK	DLBK LOOP RSVD E					
03h	BSR	BKSE			BSR	[6:0] (Bank S	elect)			
04h	EXCR2	LOCK	RSVD	PRES	SL[1:0]		RS	SVD		
05h	RSVD			Reserved						
06h	RXFLV		RSVD	RSVD RFL[4:0]						
07h	TXFLV		RSVD				TFL[4:0]			

## Table 5-44. Bank 2 Bit Map

#### Table 5-45. Bank 3 Bit Map

Re	egister				В	its			
Offset	Name	7	6	5	4	3	2	1	0
00h	MRID		MID	[3:0]		RID[3:0]			
01h	SH_LCR	BKSE	SBRK	STKP	EPS	PEN	STB	WLS	S[1:0]
02h	SH_FCR	RXFT	H[1:0]	TXFH	T[1:0]	RSVD	TXSR	RXSR	FIFO_EN
03h	BSR	BKSE			BSF	R[6:0] (Bank Se	elect)		
04h-07h	RSVD				RS	SVD			

#### 5.8.3 IR Communications Port (IRCP) / Serial Port 3 (SP3) Functionality

This section describes the IRCP/SP3 support registers. The IRCP/SP3 functional block provides advanced, versatile serial communications features with IR capabilities.

The IRCP/SP3 also supports two DMA channels; the functional block can use either one or both of them. One channel is required for IR-based applications, since IR communication works in half duplex fashion. Two channels would normally be needed to handle high-speed full duplex IR based applications.

The IRCP or Serial Port 3 is chosen via bit 6 of the PMR Register (see Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72).

#### 5.8.3.1 IR/SP3 Mode Register Bank Overview

Eight register banks, each containing eight registers, control IR/SP3 operation. All registers use the same 8-byte address space to indicate offsets 00h through 07h. The BSR register selects the active bank and is common to all banks. See Figure 5-19.

#### 5.8.3.2 IRCP/SP3 Register and Bit Maps

The tables in this subsection provide register and bit maps for Banks 0 through 7.



Bank 7 Bank 6 Bank 5 Bank 4 Bank 3 Bank 2 Bank 1 Bank 0 Offset 07h Offset 05h Offset 05h Offset 04h LCR/BSR

#### Figure 5-19. IRCP/SP3 Register Bank Architecture

Common

Register

All Banks

Throughout

Offset 02h

Offset 01h

Offset 00h

Offset	Туре	Name
00h	RO	RXD. Receive Data Port
	W	TXD. Transmit Data Port
01h	R/W	IER. Interrupt Enable
02h	RO	EIR. Event Identification
	R/W	FCR. FIFO Control
03h	W	LCR <sup>1</sup> . Link Control
	R/W	BSR <sup>1</sup> . Bank Select
04h	R/W	MCR. Modem/Mode Control
05h	R/W	LSR. Link Status
06h	R/W	MSR. Modem Status
07h	R/W	SPR. Scratchpad
	R/W	ASCR. Auxiliary Status and Control

#### Table 5-46. Bank 0 Register Map

1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-47.

	BSR Bits								
7	6	5	4	3	2	1	0	Bank Selected	Functionality
0	х	х	х	х	х	х	x	0	UART + IR
1	0	х	х	х	х	х	х	1	
1	1	х	х	х	х	1	х	1	
1	1	х	х	х	х	х	1	1	
1	1	1	0	0	0	0	0	2	
1	1	1	0	0	1	0	0	3	
1	1	1	0	1	0	0	0	4	IR Only
1	1	1	0	1	1	0	0	5	
1	1	1	1	0	0	0	0	6	
1	1	1	1	0	1	0	0	7	

#### Table 5-48. Bank 1 Register Map

Offset	Туре	Name				
00h	R/W	BGD(L). Legacy Baud Generator Divisor Port (Low Byte)				
01h	R/W	BGD(H). Legacy Baud Generator Divisor Port (High Byte)				
02h		RSVD. Reserved				
03h	W	LCR <sup>1</sup> . Link Control				
	R/W	BSR <sup>1</sup> . Bank Select				
04h-07h		RSVD. Reserved				

1. When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-47.

#### Table 5-49. Bank 2 Register Map

Offset	Туре	Name			
00h	R/W	BGD(L). Baud Generator Divisor Port (Low Byte)			
01h	R/W	BGD(H). Baud Generator Divisor Port (High Byte)			
02h	R/W	CR1. Extended Control 1			
03h	R/W	SR. Bank Select			
04h	R/W	CR2. Extended Control 2			
05h		RSVD. Reserved			
06h	RO	TXFLV. TX FIFO Level			
07h	RO	RXFLV. RX FIFO Level			

Offset	Туре	Name			
00h	RO	MID. Module and Revision Identification			
01h	RO	LCR. Link Control Shadow			
02h	RO	SH_FCR. FIFO Control Shadow			
03h	R/W	BSR. Bank Select			
04h-07h		RSVD. Reserved			

Table 5-50. Bank 3 Register Map

## Table 5-51. Bank 4 Register Map

Offset	Туре	Name				
00h	RO	MR(L). TImer (Low Byte)				
01h	RO	TMR(H). Timer (High Byte)				
02h	R/W	IRCR1. IR Control 1				
03h	R/W	BSR. Bank Select				
04h	R/W	TFRL(L). Transmission Frame Length (Low Byte)				
	RO	TFRCC(L). Transmission Current Count (Low Byte)				
05h	R/W	TFRL(H). Transmission Frame Length (High Byte)				
	RO	TFRCC(H). Transmission Current Count (High Byte)				
06h	R/W	RFRML(L). Reception Frame Maximum Length (Low Byte)				
	RO	RFRCC(L). Reception Frame Current Count (Low Byte)				
07h	R/W	RFRML(H). Reception Frame Maximum Length (High Byte)				
	RO	RFRCC(H). Reception Frame Current Count (High Byte)				

## Table 5-52. Bank 5 Register Map

Offset	Туре	Name			
00h	R/W	PR3. Scratchpad 2			
01h	R/W	SPR3. Scratchpad 3			
02h	R/W	SVD. Reserved			
03h	R/W	3SR. Bank Select			
04h	R/W	RCR2. IR Control 2			
05h	RO	RM_ST. Frame Status			
06h	RO	RFRL(L). Received Frame Length (Low Byte)			
	RO	LSTFRC. Lost Frame Count			
07h	RO	RFRL(H). Received Frame Length (High Byte)			

Offset	Туре	Name			
00h	R/W	CR3. IR Control 3			
01h	R/W	R_PW. MIR Pulse Width			
02h	R/W	R_PW. SIR Pulse Width			
03h	R/W	BSR. Bank Select			
04h	R/W	BFPL. Beginning Flags/Preamble Length			
05h-07h		RSVD. Reserved			

#### Table 5-53. Bank 6 Register Map

#### Table 5-54. Bank 7 Register Map

Offset	Туре	Name			
00h	R/W	IRRXDC. IR Receiver Demodulator Control			
01h	R/W	IRTXMC. IR Transmitter Modulator Control			
02h	R/W	CFG. Consumer IR (CEIR) Configuration			
03h	R/W	R. Bank Select			
04h	R/W	IRCFG1. IR Interface Configuration 1			
05h-06h		RSVD. Reserved			
07h	R/W	CFG4. IR Interface Configuration 4			

## Table 5-55. Bank 0 Bit Map

Re	Register				Bi	its						
Offset	Name	7	6	5	4	3	2	1	0			
00h	RXD	RXD[7:0] (Receive Data)										
	TXD		TXD[7:0] (Transmit Data)									
01h	IER <sup>1</sup>		RS	SVD		MS_IE	LS_IE	TXLDL_IE	RXHDL_IE			
	IER <sup>2</sup>	TMR_IE	SFIF_IE	TXEMP_ IE/PLD_IE	DMA_IE	MS_IE	LS_IE	TXLDL_IE	RXHDL_IE			
02h	EIR <sup>1</sup>	FEN	[1:0]	RS	VD	RXFT	IPR	[1:0]	IPF			
	EIR <sup>2</sup>	TMR_EV	SFIF_EV	TXEMP_EV/ PLD_EV	DMA_EV	MS_EV	LS_EV/ TXHLT_EV	TXLDL_EV	RXHDL_EV			
	FCR	RXFT	H[1:0]	TXFT	H[1:0]	RSVD	TXSR	RXSR	FIFO_EN			
03h	LCR	BKSE	SBRK	STKP	EPS	PEN	STB	WLS	S[1:0]			
	BSR	BKSE			BSR	[6:0] (Bank Se	elect)					
04h	MCR <sup>1</sup>		RSVD		LOOP	ISEN/ DCDLP	RILP	RTS	DTR			
	MCR <sup>2</sup>		MDSL[2:0]		IR_PLS	TX_DFR	DMA_EN	RTS	DTR			
05h	LSR	ER_INF/ FR_END	TXEMP	TXRDY	BRK/ MAX_LEN	FE/ PHY_ERR	PE/ BAD_CRC	OE	RXDA			
06h	MSR	DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS			
07h	SPR <sup>1</sup>				Scrato	h Data						
	ASCR <sup>2</sup>	CTE/PLD	TXUR	RXACT/ RXBSY	RXWDG/ LOST_FR	TXHFE	S_EOT	FEND_INF	RXF_TOUT			

1. Non-extended mode.

2. Extended mode.

#### Table 5-56. Bank 1 Bit Map

Re	gister	Bits										
Offset	Name	7	6	5	4	3	2	1	0			
00h	LBGD(L)		LBGD[7:0] (Low Byte Data)									
01h	LBGD(H)		LBGD[15:8] (High Byte Data)									
02h	RSVD		RSVD									
03h	LCR	BKSE	BKSE SBRK STKP EPS PEN STB WLS[1:0]									
	BSR	BKSE	BKSE BSR[6:0] (Bank Select)									
04h-07h	RSVD		RSVD									

#### Table 5-57. Bank 2 Bit Map

Register		Bits									
Offset	Name	7	6	5	4	3	2	1	0		
00h	BGD(L)		BGD[7:0] (Low Byte Data)								
01h	BGD(H)		BGD[15:8] (High Byte Data)								
02h	EXCR1	BTEST	RSVD	ETDLBK	LOOP	DMASWP	DMATH	DMANF	EXT_SL		
03h	BSR	BKSE			BSR	[6:0] (Bank Se	lect)				
04h	EXCR2	LOCK	RSVD	PRES	SL[1:0]	RF_SIZ[1:0]		TF_SIZ[1:0]			
05h	RSVD				RS	VD					
06h	TXFLV	RS	VD	TFL[5:0]							
07h	RXFLV	RS	VD			RFL	[5:0]				

#### Table 5-58. Bank 3 Bit Map

Register		Bits								
Offset	Name	7	6	5	4	3	2	1	0	
00h	MID		MID	[3:0]		RID[3:0]				
01h	SH_LCR1	RSVD	SBRK	STKP	EPS	PEN	STB	WLS	6[1:0]	
02h	SH_FCR <sup>2</sup>	RXFT	H[1:0]	TXFT	H[1:0]	RSVD	TXSR	RXSR	FIFO_EN	
03h	BSR	BKSE	BSR[6:0] (Bank Select)							
04h-07h	RSVD				Rese	erved				

LCR Register Value
 FCR Register Value

#### Table 5-59. Bank 4 Bit Map

Register		Bits								
Offset	Name	7	6	5	4	3	2	1	0	
00h	TMR(L)		TMR[7:0] (Low Byte Data)							
01h	TMR(H)		RS	SVD		TMR[11:8] (High Byte Data)				
02h	IRCR1		RS	SVD		IR_SL[1:0] CTE		CTEST	TMR_EN	
03h	BSR	BKSE	BSR[6:0] (Bank Select)							
04h	TFRL(L)/ TFRCC(L)		TFRL[7:0] / TFRCC[7:0] (Low Byte Data)							
05h	TFRL(H)/ TFRCC(H)		RSVD TFRL[12:8] / TFRCC[12:8] (High Byte Data)							

AMD Geode™ SC1200/SC1201 Processor Data Book

## Table 5-59. Bank 4 Bit Map (Continued)

Register		Bits									
Offset	Name	7	7 6 5 4 3 2 1 0								
06h	RFRML(L)/ RFRCC(L)		RFRML[7:0] / RFRCC[7:0] (Low Byte Data)								
07h	RFRML(H)/ RFRCC(H)		RSVD		RFRML[12:8] / RFRCC[12:8] (High Byte Data)						

#### Table 5-60. Bank 5 Bit Map

Register		Bits										
Offset	Name	7	7 6 5 4 3 2 1 0									
00h	SPR2		Scratchpad 2									
01h	SPR3		Scratchpad 2									
02h	RSVD		RSVD									
03h	BSR	BKSE			BSR	[6:0] (Bank Se	elect)					
04h	IRCR2	RSVD	SFTSL	FEND_MD	AUX_IRRX	TX_MS	MDRS	IRMSSL	IR_FDPLX			
05h	FRM_ST	VLD	LOST_FR	RSVD	MAX_LEN	PHY_ERR	BAD_CRC	OVR1	OVR2			
06h	RFRL(L)/ LSTFRC		RFRL[7:0] (Low Byte Data) / LSTFRC[7:0]									
07h	RFRL(H)				RFRL[15:8] (H	igh Byte Data	)					

#### Table 5-61. Bank 6 Bit Map

Register		Bits														
Offset	Name	7	6	5	4	3	2	1	0							
00h	IRCR3	SHDM_DS	SHMD_DS	FIR_CRC	MIR_CRC	RSVD	TXCRC_INV	TXCRC_DS	RSVD							
01h	MIR_PW		RS	VD		MPW[3:0]										
02h	SIR_PW		RS	VD		SPW[3:0]										
03h	BSR	BKSE			BSR	[6:0] (Bank S	elect)									
04h	BFPL		MBF	[3:0]		FPL[3:0]										
05h-07h	RSVD				RS	VD		RSVD								

#### Table 5-62. Bank 7 Bit Map

Register		Bits								
Offset	Name	7	6	5	4	3	2	1	0	
00h	IRRXDC		DBW[2:0]		DFR[4:0]					
01h	IRTXMC		MCPW[2:0]		MCFR[4:0]					
02h	RCCFG	R_LEN	T_OV	RXHSC	RCDM_DS	RSVD	TXHSC	RC_M	/ID[1:0]	
03h	BSR	BKSE			BSR	[6:0] (Bank Se	elect)			
04h	IRCFG1	STRV_MS		SIRC[2:0]		IRID3	IRIC[2:0]			
05h-06h	RSVD		RSVD							
07h	IRCFG4	RSVD	IRRX_MD	IRSL0_DS	RXINV	IRSL21_DS	RSVD			

# Core Logic Module

The Core Logic module is an enhanced PCI-to-Sub-ISA bridge (South Bridge), this module is ACPI-compliant, and provides AT/Sub-ISA functionality. The Core Logic module also contains state-of-the-art power management. Two bus mastering IDE controllers are included for support of up to four ATA-compliant devices. A three-port Universal Serial Bus (USB) provides high speed, and Plug & Play expansion for a variety of new consumer peripheral devices.

## 6.1 Feature List

#### **Internal Fast-PCI Interface**

The internal Fast-PCI bus interface is used to connect the Core Logic and GX1 modules of the SC1200/SC1201 processor. This interface includes the following features:

- · PCI protocol for transfers on Fast-PCI bus
- Up to 66 MHz operation
- Subtractive decode handled internally in conjunction with external PCI bus

#### **Bus Mastering IDE Controllers**

- Two controllers with support for up to four IDE devices
- Independent timing for master and slave devices for both channels
- PCI bus master burst reads and writes
- Multiword DMA support
- Programmed I/O (PIO) Modes 0-4 support

#### **Universal Serial Bus**

- · Three independent USB interfaces
- Open Host Controller Interface (OpenHCI) specification compliant

#### **PCI Interface**

- PCI 2.1 compliant
- PCI master for AC97 and IDE controllers
- Subtractive agent for unclaimed transactions
- · Supports PCI initiator-to-Sub-ISA cycle translations
- PCI-to-Sub-ISA interrupt mapper/translator

- External PCI bus
  - Devices internal to the Core Logic module (IDE, Audio, USB, Sub-ISA, etc.) cannot master to memory through the external PCI bus.
  - Legacy DMA is not supported to memory located on external PCI bus.
  - The Core Logic module does not transfer subtractively decoded I/O cycles originating from the external PCI bus.

#### **AT Compatibility**

- 8259A-equivalent interrupt controllers
- 8254-equivalent timer
- 8237-equivalent DMA controllers
- Port A, B, and NMI logic
- Positive decode for AT I/O space

#### Sub-ISA Interface

- Boot ROM chip select
- Extended ROM to 16 MB
- · Two general-purpose chip selects
- NAND Flash support
- M-Systems DiskOnChip support
- · Is not the subtractive decode agent

#### **Power Management**

- Automated CPU 0V Suspend modulation
- I/O Traps and Idle Timers for peripheral power management
- · Software SMI and Stop Clock for APM support
- · ACPI-compliant timer and register set
- Up to 22 GPIOs of which all can generate Power Management Interrupts (PMEs)
- Three Dedicated GPWIOs powered by V<sub>SBL</sub> and V<sub>SB</sub>
- Shadow register support for legacy controllers for 0V
   Suspend

#### **Integrated Audio**

- AC97 Version 2.0 compliant interface to audio codecs
- Secondary codec support
- AMC97 codec support

#### **Video Processor Interface**

- · Synchronous serial interface to the Video Processor
- Translates video and clock control register accesses from PCI to serial interface
- Supports both reads and writes of Video Processor registers
- Retries Fast-PCI bus accesses until Core Logic completes the transfer over the serial interface


#### Low Pin Count (LPC) Interface

- Based on Intel LPC Interface Specification Revision 1.0
- Serial IRQ support

## 6.2 Module Architecture

The Core Logic architecture provides the internal functional blocks shown in Figure 6-1.

- Fast-PCI interface to external PCI bus
- IDE controllers (UDMA-33)
- USB controllers
- Sub-ISA bus interface
- AT compatibility logic (legacy)
- ACPI compliant power management (includes GPIO interfaces, such as joystick)
- Integrated audio controller
- Low Pin Count (LPC) Interface





#### 6.2.1 Fast-PCI Interface to External PCI Bus

The Core Logic module provides a PCI bus interface that is both a slave for PCI cycles initiated by the GX1 module or other PCI master devices, and a non-preemptive master for DMA transfer cycles. It is also a standard PCI master for the IDE controllers and audio I/O logic. The Core Logic supports positive decode for configurable memory and I/O regions, and implements a subtractive decode option for unclaimed PCI accesses. It also generates address and data parity, and performs parity checking. The arbiter for the Fast-PCI interface is located in the GX1 module.

Configuration registers are accessed through the PCI interface using the PCI Bus Type 1 configuration mechanism as described in the PCI Specification.

#### 6.2.1.1 Processor Mastered Cycles

The Core Logic module acts on all processor initiated cycles according to PCI rules for active/subtractive decode using DEVSEL#. Memory writes are automatically posted. Reads are retried if they are *not* destined for actively decoded (i.e., positive decode) devices on the high speed X-Bus or the 33 MHz X-Bus. This means that reads to external PCI, LPC, or Sub-ISA devices are automatically treated as delayed transactions through the PCI retry mechanism. This allows the high bandwidth devices access to the Fast-PCI interface while the response from a slow device is accumulated.

Bursting from the host is not supported.

All types of configuration cycles are supported and handled appropriately according to the PCI specification.

#### 6.2.1.2 External PCI Mastered Cycles

Memory cycles mastered by external PCI devices on the external PCI bus are actively taken if they are to the system memory address range. Memory cycles to system memory are forwarded to the Fast-PCI interface. Burst transfers are stopped on every cache line boundary to allow efficient buffering in the Fast-PCI interface block.

I/O and configuration cycles mastered by external PCI devices which are subtractively decoded by the Core Logic module, are not handled.

## 6.2.1.3 Core Logic Internal or Sub-ISA Mastered Cycles

Only memory cycles (not I/O cycles) are supported by the internal Sub-ISA or legacy DMA masters. These memory cycles are always forwarded to the Fast-PCI interface.

#### 6.2.1.4 External PCI Bus

The external PCI bus is a fully-compliant PCI bus. PCI slots are connected to this bus. Support for up to two bus masters is provided. The arbiter is in the Core Logic module.

#### 6.2.1.5 Bus Master Request Priority

The Fast-PCI bus supports seven bus masters. The requests (REQs) are fixed in priority. The seven bus masters in order of priority are:

- 1) VIP
- 2) IDE Channel 0
- 3) IDE Channel 1
- 4) Audio
- 5) USB
- 6) External REQ0#
- 7) External REQ1#

#### 6.2.2 PSERIAL Interface

The majority of the system power management logic is implemented in the Core Logic module, but a minimal amount of logic is contained within the GX1 module to provide information that is not externally visible (e.g., graphics controller).

The GX1 module implements a simple serial communications mechanism to transmit the CPU status to the Core Logic module via internal signal PSERIAL. The GX1 module accumulates CPU events in an 8-bit register which it transmits serially every 1 to 10  $\mu$ s.

The packet transmitter holds the serial output internal signal (PSERIAL) low until the transmission interval counter has elapsed. Once the counter has elapsed, the PSERIAL signal is held high for two clocks to indicate the start of packet transmission. The contents of the Serial Packet register are then shifted out starting from bit 7 down to bit 0. The PSERIAL signal is held high for one clock to indicate the end of packet transmission and then remains low until the next transmission interval. After the packet transmission is complete, the GX1 module's Serial Packet register's contents are cleared.

The GX1 module's input clock is used as the clock reference for the serial packet transmitter.

Once a bit in the register is set, it remains set until the completion of the next packet transmission. Successive events of the same type that occur between packet transmissions are ignored. Multiple unique events between packet transmissions accumulate in this register. The GX1 module transmits the contents of the serial packet only when a bit in the Serial Packet register is set and the interval counter has elapsed.

The Core Logic module decodes the serial packet after each transmission and performs the power management tasks related to video retrace.

For more information on the Serial Packet register refer to the AMD Geode<sup>TM</sup> GX1 Processor Data Book.

#### 6.2.2.1 Video Retrace Interrupt

Bit 7 of the "Serial Packet" can be used to generate an SMI whenever a video retrace occurs within the GX1 module. This function is normally not used for power management but for SoftVGA routines. Setting F0 Index 83h[2] = 1 enables this function. A read only status register located at F1BAR0+I/O Offset 00h[5] can be read to see if the SMI was caused by a video retrace event.

#### 6.2.3 IDE Controller

The Core Logic module integrates a PCI bus mastering, ATA-4 compatible IDE controller. This controller supports UltraDMA, Multiword DMA and Programmed I/O (PIO) modes. Two devices are supported on the IDE controller. The data-transfer speed for each device can be independently programmed. This allows high-speed IDE peripherals to coexist on the same channel as lower speed devices.

The Core Logic module supports two IDE channels, a primary channel and a secondary channel.

The IDE interface provides a variety of features to optimize system performance, including 32-bit disk access, post write buffers, bus master, Multiword DMA, look-ahead read buffer, and prefetch mechanism for each channel respectively.

The IDE interface timing is completely programmable. Timing control covers the command active and recover pulse widths, and command block register accesses. The IDE data-transfer speed for each device on each channel can be independently programmed allowing high-speed IDE peripherals to coexist on the same channel as older, compatible devices.

The Core Logic module also provides a software accessible buffered reset signal to the IDE drive, F0 Index 44h[2]. The IDE\_RST# signal can be driven low or high as needed for device-power-off conditions. IDE\_RST# is not driven low by POR# (Power-On Reset).

#### 6.2.3.1 IDE Configuration Registers

Registers for configuring Channels 0 and 1 are located in the PCI register space designated as Function 2 (F2 Index 40h-5Ch). Table 6-35 on page 256 provides the bit formats for these registers. The IDE bus master configuration registers are accessed via F2 Index 20h which is Base Address Register 4 in Function 2 (F2BAR4). See Table 6-36 on page 260 for register/bit formats.

The following subsections discuss Core Logic operational/ programming details concerning PIO, Bus Master, and UltraDMA/33 modes.

#### 6.2.3.2 PIO Mode

The IDE data port transaction latency consists of address latency, asserted latency and recovery latency. Address latency occurs when a PCI master cycle targeting the IDE data port is decoded, and the IDE\_ADDR[2:0] and IDE\_CS# lines are not set up. Address latency provides the setup time for the IDE\_ADDR[2:0] and IDE\_CS# lines prior to IDE\_IOR# and IDE\_IOW#.

Asserted latency consists of the I/O command strobe assertion length and recovery time. Recovery time is provided so that transactions may occur back-to-back on the IDE interface without violating minimum cycle periods for the IDE interface.

If IDE\_IORDY is asserted when the initial sample point is reached, no wait states are added to the command strobe assertion length. If IDE\_IORDY is negated when the initial sample point is reached, additional wait states are added.

Recovery latency occurs after the IDE data port transactions have completed. It provides hold time on the IDE\_ADDR[2:0] and IDE\_CS# lines with respect to the read and write strobes (IDE\_IOR# and IDE\_IOW#).

The PIO portion of the IDE registers is enabled through:

- Channel 0 Drive 0 Programmed I/O Register (F2 Index 40h)
- Channel 0 Drive 1 Programmed I/O Register (F2 Index 48h)
- Channel 1 Drive 0 Programmed I/O Register (F2 Index 50h)
- Channel 1 Drive 1 Programmed I/O Register (F2 Index 58h)

The IDE channels and devices can be individually programmed to select the proper address setup time, asserted time, and recovery time.

The bit formats for these registers are shown in Table 6-35 on page 256. Note that there are different bit formats for each of the PIO programming registers depending on the operating format selected: Format 0 or Format 1:

- F2 Index 44h[31] (Channel 0 Drive 0 DMA Control Register) sets the format of the PIO register.
  - If bit 31 = 0, Format 0 is used and it selects the slowest PIO mode (bits [19:16]) per channel for commands.
  - If bit 31 = 1, Format 1 is used and it allows independent control of command and data.

Also listed in the bit formats are recommended values for the different PIO modes. Note that these are only recommended settings and are not 100% tested.

When using independent control of command and data cycles the following algorithm should be used when two IDE devices are sharing the same channel:

- 1) The PIO data cycle timing for a particular device can be the timing value for the maximum PIO mode which that device reports it supports.
- 2) The PIO command cycle timing for a particular device must be the timing value for the lowest PIO mode for both devices on the channel.

For example, if a channel had one Mode 4 device and one Mode 0 device, then the Mode 4 device would have command timings for Mode 0 and data timing for Mode 4. The Mode 0 device would have both command and data timings for Mode 0. Note that for the Mode 0 case, the 32-bit timing value is listed because both data and command timings are the same mode. However, the actual timing value for the Mode 4 device would be constructed out of the Mode 4 data timing 16-bit value and the Mode 0 16-bit command timing value. Both 16-bit values are shown in the register description but not assembled together as they are mixed modes.

#### 6.2.3.3 Bus Master Mode

Two IDE bus masters are provided to perform the data transfers for the primary and secondary channels. The IDE controller of the Core Logic module off-loads the CPU and improves system performance in multitasking environments.

The bus master mode programming interface is an extension of the standard IDE programming model. This means that devices can always be dealt with using the standard IDE programming model, with the master mode functionality used when the appropriate driver and devices are present. Master operation is designed to work with any IDE device that supports DMA transfers on the IDE bus. Devices that work in PIO mode can only use the standard IDE programming model.

The IDE bus masters use a simple scatter/gather mechanism allowing large transfer blocks to be scattered to or gathered from memory. This cuts down on the number of interrupts to and interactions with the CPU.

#### **Physical Region Descriptor Table Address**

Before the controller starts a master transfer it is given a pointer to a Physical Region Descriptor Table. This pointer sets the starting memory location of the Physical Region Descriptors (PRDs). The PRDs describe the areas of memory that are used in the data transfer. The PRDs must be aligned on a 4-byte boundary and the table cannot cross a 64 KB boundary in memory.

### Primary and Secondary IDE Bus Master Registers

The IDE Bus Master Registers for each channel (primary and secondary) have an IDE Bus Master Command register and Bus Master Status register. These registers and bit formats are described in Table 6-36 on page 260.

#### **Physical Region Descriptor Format**

Each physical memory region to be transferred is described by a Physical Region Descriptor (PRD) as illustrated in Table 6-1. When the bus master is enabled (Command register bit 0 = 1), data transfer proceeds until each PRD in the PRD table has been transferred. The bus master does not cache PRDs.

The PRD table consists of two DWORDs. The first DWORD contains a 32-bit pointer to a buffer to be transferred. The second DWORD contains the size (16 bits) of the buffer and the EOT flag. The EOT bit (bit 31) must be set to indicate the last PRD in the PRD table.

#### **Programming Model**

The following steps explain how to initiate and maintain a bus master transfer between memory and an IDE device.

- Software creates a PRD table in system memory. Each PRD entry is 8 bytes long, consisting of a base address pointer and buffer size. The maximum data that can be transferred from a PRD entry is 64 KB. A PRD table must be aligned on a 4-byte boundary. The last PRD in a PRD table must have the EOT bit set.
- 2) Software loads the starting address of the PRD table by programming the PRD Table Address register.
- 3) Software must fill the buffers pointed to by the PRDs with IDE data.
- 4) Write 1 to the Bus Master Interrupt bit and Bus Master Error (Status register bits 2 and 1) to clear the bits.
- 5) Set the correct direction to the Read or Write Control bit (Command register bit 3).

Engage the bus master by writing a "1" to the Bus Master Control bit (Command register bit 0).

The bus master reads the PRD entry pointed to by the PRD Table Address register and increments the address by 08h to point to the next PRD. The transfer begins.

6) The bus master transfers data to/from memory responding to bus master requests from the IDE device. At the completion of each PRD, the bus master's next response depends on the settings of the EOT flag in the PRD. If the EOT bit is set, then the IDE bus master clears the Bus Master Active bit (Status register bit 0) and stop. If any errors occurred during the transfer, the bus master sets the Bus Master Error bit Status register bit 1).

Byte 3 Byte 2				Byte 3									By	te 1							By	te O										
DWORD	31	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								M	emo	ry R	legio	on P	hysi	cal	Base	e Ad	dre	ss [3	81:1	(ID	ΕD	ata I	Buffe	ər)								0
1	E O T							Re	serv	ved													Siz	e [1	5:1]							0

#### Table 6-1. Physical Region Descriptor Format

AMD Geode™ SC1200/SC1201 Processor Data Book

### 6.2.3.4 UltraDMA/33 Mode

The IDE controller of the Core Logic module supports UltraDMA/33. It utilizes the standard IDE Bus Master functionality to interface, initiate and control the transfer. UltraDMA/33 definition also incorporates a Cyclic Redundancy Checking (CRC) error checking protocol to detect errors.

The UltraDMA/33 protocol requires no extra signal pins on the IDE connector. The IDE controller redefines three standard IDE control signals when in UltraDMA/33 mode. These definitions are shown in Table 6-2.

	0	
IDE Controller Channel Signal	UltraDMA/33 Read Cycle	UltraDMA/33 Write Cycle
IDE_IOW#	STOP	STOP
IDE_IOR#	DMARDY#	STROBE
IDE_IORDY	STROBE	DMARDY#

Table 6-2. UltraDMA/33 Signal Definitions

All other signals on the IDE connector retain their functional definitions during the UltraDMA/33 operation.

IDE\_IOW# is defined as STOP for both read and write transfers to request to stop a transaction.

IDE\_IOR# is redefined as DMARDY# for transferring data from the IDE device to the IDE controller. It is used by the IDE controller to signal when it is ready to transfer data and to add wait states to the current transaction. IDE\_IOR# signal is defined as STROBE for transferring data from the IDE controller to the IDE device. It is the data strobe signal driven by the IDE controller on which data is transferred during each rising and falling edge transition.

IDE\_IORDY is redefined as STROBE for transferring data from the IDE device to the IDE controller during a read cycle. It is the data strobe signal driven by the IDE device on which data is transferred during each rising and falling edge transition. IDE\_IORDY is defined as DMARDY# during a write cycle for transferring data from the IDE controller to the IDE device. It is used by the IDE device to signal when it is ready to transfer data and to add wait states to the current transaction.

UltraDMA/33 data transfer consists of three phases, a startup phase, a data transfer phase and a burst termination phase.

The IDE device begins the startup phase by asserting IDE\_DREQ. When ready to begin the transfer, the IDE controller asserts IDE\_DACK#. When IDE\_DACK# is asserted, the IDE controller drives IDE\_CSO# and IDE\_CS1# asserted, and IDE\_ADDR[2:0] low. For write cycles, the IDE controller negates STOP, waits for the IDE device to assert DMARDY#, and then drives the first data WORD and STROBE signal. For read cycles, the IDE controller negates STOP, and asserts DMARDY#. The IDE device then sends the first data WORD and asserts STROBE.

The data transfer phase continues the burst transfers with the Core Logic and the IDE via providing data, toggling STROBE and DMARDY#. The IDE\_DATA[15:0] is latched by receiver on each rising and falling edge of STROBE. The transmitter can pause the burst cycle by holding STROBE high or low, and resume the burst cycle by again toggling STROBE. The receiver can pause the burst cycle by negating DMARDY# and resumes the burst cycle by asserting DMARDY#.

The current burst cycle can be terminated by either the transmitter or the receiver. A burst cycle must first be paused as described above before it can be terminated. The IDE controller can then stop the burst cycle by asserting STOP, with the IDE device acknowledging by negating IDE\_DREQ. The IDE device then stops the burst cycle by negating IDE\_DREQ and the IDE controller acknowledges by asserting STOP. The transmitter then drives the STROBE signal to a high level. The IDE controller then puts the result of the CRC calculation onto the IDE\_DATA[15:0] while de-asserting IDE\_DACK#. The IDE device latches the CRC value on the rising edge of IDE\_DACK#.

The CRC value is used for error checking on UltraDMA/33 transfers. The CRC value is calculated for all data by both the IDE controller and the IDE device during the UltraDMA/33 burst transfer cycles. This result of the CRC calculation is defined as all data transferred with a valid STROBE edge while IDE\_DACK# is asserted. At the end of the burst transfer, the IDE controller drives the result of the CRC calculation onto IDE\_DATA[15:0] which is then strobed by the de-assertion of IDE\_DACK#. The IDE device compares the CRC result of the IDE controller to its own and reports an error if there is a mismatch.

The timings for UltraDMA/33 are programmed into the DMA control registers:

- Channel 0 Drive 0 DMA Control Register (F2 Index 44h)
- Channel 0 Drive 1 DMA Control Register (F2 Index 4Ch)
- Channel 1 Drive 0 DMA Control Register (F2 Index 54h)
- Channel 1 Drive 1 DMA Control Register (F2 Index 5Ch)

The bit formats for these registers are described in Table 6-35 on page 256. Note that F2 Index 44h[20] is used to select either Multiword or UltraDMA mode. Bit 20 = 0selects Multiword DMA mode. If bit 20 = 1, then UltraDMA/ 33 mode is selected. Once mode selection is made using this bit, the remaining DMA Control registers also operate in the selected mode.

Also listed in the bit formats are recommended values for both Multiword DMA Modes 0-2 and UltraDMA/33 Modes 0-2. Note that these are only recommended settings and are not 100% tested.

# 6.2.4 Universal Serial Bus

The Core Logic module provides three complete, independent USB ports. Each port has a Data "Negative" and a Data "Positive" signal.

The USB ports are Open Host Controller Interface (Open-HCI) compliant. The OpenHCI specification provides a register-level description for a host controller, as well as common industry hardware/software interface and drivers.

### 6.2.5 Sub-ISA Bus Interface

The Sub-ISA interface of the Core Logic module is an ISAlike bus interface that is used by SC1200/SC1201 processor to interface with Boot Flash, M-Systems DiskOnChip or NAND EEPROM and other I/O devices. The Core Logic module is the default subtractive decoding agent and forwards all unclaimed memory and I/O cycles to the ISA bus. However, the Core Logic module can be configured to ignore either I/O, memory, or all unclaimed cycles (subtractive decode disabled).

**Note:** The external Sub-ISA bus is a positive decode bus. Unclaimed memory and I/O cycles will not appear on the Sub-ISA interface.

The Core Logic module does not support Sub-ISA refresh cycles. The refresh toggle bit in Port B still exists for software compatibility reasons.

The Sub-ISA interface includes the followings signals in addition to the signals used for an ISA interface:

- IOCS0#/IOCS1#
  - Asserted on I/O read/write transactions from/to a programmable address range.
- DOCCS#
  - Asserted on memory read/write transactions from/to a programmable window.
- ROMCS#
  - Asserted on memory read/write to upper 16 MB of address space. Configurable via the ROM Mask register (F0 Index 6Ch).
- DOCR#
  - DOCR# is asserted on memory read transactions from DOCCS# window (i.e., when both DOCCS# and MEMR# are active, DOCR# is active; otherwise, it is inactive).

- DOCW
  - DOCW# is asserted on memory write transactions to DOCCS# window (i.e., when both DOCCS# and MEMW# are active, DOCW# is active; otherwise, it is inactive).
- RD#, WR#
  - The signals IOR#, IOW#, MEMR#, and MEMW# are combined into two signals: RD# is asserted on I/O read or memory read; WR# is asserted on I/O write or memory write.

Memory devices that use ROMCS# or DOCCS# as their chip select signal can be configured to support an 8-bit or 16-bit data bus via bits 3 and 6 of the MCR register. Such devices can also be configured as zero wait states devices (regardless of the data bus width) via bits 9 and 10 of the MCR register. For MCR register bit descriptions, see Table 4-2 on page 72.

I/O peripherals that use IOCS0# or IOCS1# as their chip select signal can be configured to support an 8-bit or 16-bit data bus via bits 7 and 8 of the MCR register. Such devices can also be configured as zero wait state devices (for 8-bit peripherals) via bits 11 and 12 of the MCR register. For MCR register bit descriptions, see Table 4-2 on page 72.

Other memory devices and I/O peripherals must be 8-bit devices; their transactions can not be with zero wait states

The Boot Flash supported by the SC1200/SC1201 processor can be up to 16 MB. It is supported with the ROMCS# signal.

All unclaimed memory and I/O cycles are forwarded to the Internal ISA bus if subtractive decode is enabled.

The DiskOnChip chip select signal (DOCCS#) is asserted on any memory read or memory write transaction from/to a programmable address range. The address range is programmable via the DOCCS# Base Address and Control registers (F0 Index 78h and 7Ch). The base address must be on an address boundary, the size of the range.

Signal DOCCS# can also be used to interface to NAND Flash devices together with signals DOCW# and DOCR#. See application note AMD Geode<sup>TM</sup> SC1200/SC2200/ SC3200 Processors: External NAND Flash Memory Circuit for details.

#### 6.2.5.1 Sub-ISA Bus Cycles

The ISA bus controller issues multiple ISA cycles to satisfy PCI transactions that are larger than 16 bits. A full 32-bit read or write results in two 16-bit ISA transactions or four 8-bit ISA transactions. The ISA controller gathers the data from multiple ISA read cycles and returns TRDY# to the PCI bus.

SA[23:0] are a concatenation of ISA LA[23:17] and SA[19:0] and perform equivalent functionality at a reduced pin count.

Figure 6-2 shows the relationship between a PCI cycle and the corresponding ISA cycle generated.

**Note:** Not all signals described in Figure 6-2 are available externally. See Section 3.4.8 "Sub-ISA Interface Signals" on page 59 for more information about which Sub-ISA signals are externally available on the SC1200/SC1201 processor.

#### 6.2.5.2 Sub-ISA Support of Delayed PCI Transactions

Multiple PCI cycles occur for every slower ISA cycle. This prevents slow PCI cycles from occupying too much bandwidth and allows access to other PCI traffic. Figure 6-3 on page 149 shows the relationship of PCI cycles to an ISA cycle with PCI delayed transactions enabled.




Figure 6-2. Non-Posted Fast-PCI to ISA Access

# REQ# GNT# FRAME# Fast-PCI 1 1 2 IRDY# TRDY# STOP# 1 BALE ISA RD#, IOR# 3 1 - GX1 transaction 2 - IDE bus master - starts and completes

#### 3 - End of ISA cycle

# Figure 6-3. PCI to ISA Cycles with Delayed Transaction Enabled

# 6.2.5.3 Sub-ISA Bus Data Steering

The Core Logic module performs all of the required data steering from SD[7:0] to SD[15:0] during normal 8-bit ISA cycles, as well as during DMA and ISA master cycles. It handles data transfers between the 32-bit PCI data bus and the ISA bus. 8/16-bit devices can reside on the ISA bus. Various PC-compatible I/O registers, DMA controller registers, interrupt controller registers, and counter/timer registers lie on the on-chip I/O data bus. Either the PCI bus master or the DMA controllers can become the bus owner.

When the PCI bus master is the bus owner, the Core Logic module data steering logic provides data conversion necessary for 8/16/32-bit transfers to and from 8/16-bit devices on either the Sub-ISA bus or the 8-bit registers on the onchip I/O data bus. When PCI data bus drivers of the Core Logic module are in TRI-STATE, data transfers between the PCI bus master and PCI bus devices are handled directly via the PCI data bus.

When the DMA requestor is the bus owner, the Core Logic module allows 8/16-bit data transfer between the Sub-ISA bus and the PCI data bus.

# 6.2.5.4 I/O Recovery Delays

In normal operation, the Core Logic module inserts a delay between back-to-back ISA I/O cycles that originate on the PCI bus. The default delay is four ISACLK cycles. Thus, the second of consecutive I/O cycles is held in the ISA bus controller until this delay count has expired. The delay is measured between the rising edge of IOR#/IOW# and the falling edge of BALE. This delay can be adjusted to a greater delay through the ISA I/O Recovery Control register (F0 Index 51h).

Note: This delay is not inserted for a 16-bit Sub-ISA I/O access that is split into two 8-bit I/O accesses.

#### 6.2.5.5 ISA DMA

DMA transfers occur between ISA I/O peripherals and system memory (i.e., not available externally). The data width can be either 8 or 16 bits. Out of the seven DMA channels available, four are used for 8-bit transfers while the remaining three are used for 16-bit transfers. One byte or WORD is transferred in each DMA cycle.

**Note:** The Core Logic module does not support DMA transfers to ISA memory.

The ISA DMA device initiates a DMA request by asserting one of the DRQ[7:5, 3:0] signals. When the Core Logic module receives this request, it sends a bus grant request to the PCI arbiter. After the PCI bus has been granted, the respective DACK# is driven active.

The Core Logic module generates PCI memory read or write cycles in response to a DMA cycle. Figure 6-4 and Figure 6-5 are examples of DMA memory read and memory write cycles. Upon detection of the DMA controller's MEMR# or MEMW# active, the Core Logic module starts the PCI cycle, asserts FRAME#, and negates an internal IOCHRDY. This assures the DMA cycle does not complete before the PCI cycle has provided or accepted the data. IOCHRDY is internally asserted when IRDY# and TRDY# are sampled active.





Figure 6-4. ISA DMA Read from PCI Memory





#### 6.2.5.6 **ROM Interface**

The Core Logic module positively decodes memory 000F0000h-000FFFFh addresses (64 KB) and FFFC0000h-FFFFFFFh (256 KB) at reset. These memory cycles cause the Core Logic module to claim the cycle, and generate an ISA bus memory cycle with ROMCS# asserted. The Core Logic module can also be configured to respond to memory addresses FF000000h-FFFFFFFh (16 MB) and 000E0000h-000FFFFFh (128 KB).

8- or 16-bit wide ROM is supported. BOOT16 strap determines the width after reset. MCR[14,3] General Configuration Block (see Table bit details) allows program control of the

Flash ROM is supported in the Core enabling the ROMCS# signal on write ROM region. Normally only read cycles ISA bus, and the ROMCS# signal is su cycles. When the ROM Write Enable bit is set, a write access to the ROM address write cycle to occur with MEMW#, W asserted.

#### 6.2.5.7 PCI and Sub-ISA Signal Cycl

The SC1200/SC1201 processor multiple Sub-ISA signals on the balls listed in Ta reduce the number of balls on the devic ing is on a bus-cycle by bus-cycle basis page 152), where the internal Core Log trates between PCI cycles and Sub-ISA and Sub-ISA signals remain non-share Sub-ISA signals may be muxed with GPI

Sub-ISA cycles are only generated as a ule accesses to the following addresses or conditions:

- ROMCS# address range.
- DOCCS# address range.
- IOCS0# address range.
- IOCS1# address range.
- An I/O write to address 80h or to 84h.
- Internal ISA is programmed to be the subtractive decode agent and no other agents claim the cycle.

If the Sub-ISA and PCI bus have more than four components, the Sub-ISA components can be buffered using 74HCT245 or 74FCT245 type transceivers. The RD# (an AND of IOR#, MEMR#) signal can be used as DIR control while TRDE# is used as enable control.

		,
(Offset 34h) in the	AD6	A6
4-2 on page 72 for	AD7	A7
width.	AD8	A8
Logic module by	AD9	A9
e accesses to the	AD10	A10
are passed to the uppressed for write	AD11	A11
it (F0 Index 52h[1])	AD12	A12
ess region causes a	AD13	A13
R# and ROMCS#	AD14	A14
	AD15	A15
le Multiplexing	AD16	A16
exes most PCI and	AD17	A17
able 6-3, in order to	AD18	A18
ce. Cycle multiplex-	AD19	A19
(see Figure 6-6 on	AD20	A20
gic PCI bridge arbi-	AD21	A21
A cycles. Other PCI	AD22	A22
ed, however, some IO.	AD23	A23
-	AD24	D0
result of GX1 mod-	AD25	D1

PCI	Sub-ISA	Ball No.
AD0	A0	U1
AD1	A1	P3
AD2	A2	U3
AD3	A3	N1
AD4	A4	P1
AD5	A5	N3
AD6	A6	N2
AD7	A7	M2
AD8	A8	M4
AD9	A9	L2
AD10	A10	L3
AD11	A11	K1
AD12	A12	L4
AD13	A13	J1
AD14	A14	K4

AD17	A17	⊢4
AD18	A18	E3
AD19	A19	E2
AD20	A20	D3
AD21	A21	D1
AD22	A22	D2
AD23	A23	B6
AD24	D0	C2
AD25	D1	C4
AD26	D2	C1
AD27	D3	D4
AD28	D4	B4
AD29	D5	B3
AD30	D6	A3
AD31	D7	D5
C/BE0#	D8	L1
C/BE1#	D9	J2
C/BE2#	D10	F3
C/BE3#	D11	H4
PAR	D12	J4
TRDY#	D13	F1
IRDY#	D14	F2
STOP#	D15	G1
DEVSEL#	BHE#	E4

# Table 6-3. Cycle Multiplexed PCI / Sub-ISA Balls

JЗ

E1




Figure 6-6. PCI Change to Sub-ISA and Back

# 6.2.6 AT Compatibility Logic

The Core Logic module integrates:

- Two 8237-equivalent DMA controllers with full 32-bit addressing
- Two 8259A-equivalent interrupt controllers providing 13 individually programmable external interrupts
- An 8254-equivalent timer for refresh, timer, and speaker logic
- NMI control and generation for PCI system errors and all parity errors
- Support for standard AT keyboard controllers
- Positive decode for the AT I/O register space
- Reset control

# 6.2.6.1 DMA Controller

The Core Logic module supports industry standard DMA architecture using two 8237-compatible DMA controllers in cascaded configuration. The DMA functions supported by the Core Logic module include:

- Standard seven-channel DMA support (Channels 5 through 7 are not supported)
- 32-bit address range support via high page registers
- IOCHRDY extended cycles for compatible timing transfers
- Internal Sub-ISA bus master device support using cascade mode

NMI control and generation for PCI system errors and all parity errors.

Note: DMA interface signals are not available externally.

#### **DMA Channels**

The Core Logic module supports seven DMA channels using two standard 8237-equivalent controllers. DMA Controller 1 contains Channels 0 through 3 and supports 8-bit I/O adapters. These channels are used to transfer data between 8-bit peripherals and PCI memory or 8/16-bit ISA memory. Using the high and low page address registers, a full 32-bit PCI address is output for each channel so they can all transfer data throughout the entire 4 GB system address space. Each channel can transfer data in 64 KB pages. Software initiated DMA requests are not supported.

DMA Controller 2 contains Channels 4 through 7. Channel 4 is used to cascade DMA Controller 1, so it is not available externally. Channels 5 through 7 support 16-bit I/O adapters to transfer data between 16-bit I/O adapters and 16-bit system memory. Using the high and low page address registers, a full 32-bit PCI address is output for each channel so they can all transfer data throughout the entire 4 GB system address space. Each channel can transfer data in 128 KB pages. Channels 5, 6, and 7 transfer 16-bit WORDs on even byte boundaries only. Channels 5 through 7 are not supported.

#### **DMA Transfer Modes**

Each DMA channel can be programmed for *single, block, demand* or *cascade* transfer modes. In the most commonly used mode, *single* transfer mode, one DMA cycle occurs per DRQ and the PCI bus is released after every cycle. This allows the Core Logic module to timeshare the PCI bus with the GX1 module. This is imperative, especially in cases involving large data transfers, because the GX1 module gets locked out for too long.

In *block* transfer mode, the DMA controller executes all of its transfers consecutively without releasing the PCI bus.

In *demand* transfer mode, DMA transfer cycles continue to occur as long as DRQ is high or terminal count is not reached. In this mode, the DMA controller continues to execute transfer cycles until the I/O device drops DRQ to indicate its inability to continue providing data. For this case, the PCI bus is held by the Core Logic module until a break in the transfers occurs.

In *cascade* mode, the channel is connected to another DMA controller or to an ISA bus master, rather than to an I/ O device. In the Core Logic module, one of the 8237 controllers is designated as the master and the other as the slave. The HOLD output of the slave is tied to the DRQ0 input of the master (Channel 4), and the master's DACK0# output is tied to the slave's HLDA input.

In each of these modes, the DMA controller can be programmed for *read*, *write*, or *verify* transfers.

Both DMA controllers are reset at power-on reset (POR) to *fixed* priority. Since master Channel 0 is actually connected to the slave DMA controller, the slave's four DMA channels have the highest priority, with Channel 0 as highest and Channel 3 as the lowest. Immediately following slave Channel 3, master Channel 1 (Channel 5) is the next highest, followed by Channels 6 and 7.

#### **DMA Controller Registers**

The DMA controller can be programmed with standard I/O cycles to the standard register space for DMA. The I/O addresses for the DMA controller registers are listed Table 6-43 on page 296.

When writing to a channel's address or WORD Count register, the data is written into both the base register and the current register simultaneously. When reading a channel address or WORD Count register, only the current address or WORD Count can be read. The base address and base WORD Count are not accessible for reading.

#### **DMA Transfer Types**

Each of the seven DMA channels may be programmed to perform one of three types of transfers: *read, write, or verify.* The transfer type selected defines the method used to transfer a byte or WORD during one DMA bus cycle.

For *read* transfer types, the Core Logic module reads data from memory and write it to the I/O device associated with the DMA channel.

For *write* transfer types, the Core Logic module reads data from the I/O device associated with the DMA channel and write to the memory.

The *verify* transfer type causes the Core Logic module to execute DMA transfer bus cycles, including generation of memory addresses, but neither the READ nor WRITE command lines are activated. This transfer type was used by DMA Channel 0 to implement DRAM refresh in the original IBM PC and XT.

#### **DMA Priority**

The DMA controller may be programmed for two types of priority schemes: *fixed* and *rotate* (I/O Ports 008h[4] and 0D0h[4] - see Table 6-43 on page 296).

In *fixed* priority, the channels are fixed in priority order based on the descending values of their numbers. Thus, Channel 0 has the highest priority. In *rotate* priority, the last channel to get service becomes the lowest-priority channel with the priority of the others rotating accordingly. This prevents a channel from dominating the system.

The address and WORD Count registers for each channel are 16-bit registers. The value on the data bus is written into the upper byte or lower byte, depending on the state of the internal addressing byte pointer. This pointer can be cleared by the Clear Byte Pointer command. After this command, the first read/write to an address or WORD-count register reads or writes to the low byte of the 16-bit register and the byte pointer points to the high byte. The next read/ write to an address or WORD-count register reads or writes to the high byte of the 16-bit register and the byte pointer points back to the low byte.

When programming the 16-bit channels (Channels 5, 6, and 7), the address which is written to the base address register must be the real address divided by two. Also, the base WORD Count for the 16-bit channels is the number of 16-bit WORDs to be transferred, not the number of bytes as is the case for the 8-bit channels.

The DMA controller allows the user to program the active level (low or high) of the DRQ and DACK# signals. Since the two controllers are cascaded together internally on the chip, these signals should always be programmed with the DRQ signal active high and the DACK# signal active low.

#### **DMA Shadow Registers**

The Core Logic module contains a shadow register located at F0 Index B8h (Table 6-29 on page 190) for reading the configuration of the DMA controllers. This read only register can sequence to read through all of the DMA registers.

### DMA Addressing Capability

DMA transfers occur over the entire 32-bit address range of the PCI bus. This is accomplished by using the DMA controller's 16-bit memory address registers in conjunction with an 8-bit DMA Low Page register and an 8-bit DMA High Page register. These registers, associated with each channel, provide the 32-bit memory address capability. A write to the Low Page register clears the High Page register, for backward compatibility with the PC/AT standard. The starting address for the DMA transfer must be programmed into the DMA controller registers and the channel's respective Low and High Page registers prior to beginning the DMA transfer.

### **DMA Page Registers and Extended Addressing**

The DMA Page registers provide the upper address bits during DMA cycles. DMA addresses do not increment or decrement across page boundaries. Page boundaries for the 8-bit channels (Channels 0 through 3) are every 64 KB and page boundaries for the 16-bit channels (Channels 5, 6, and 7) are every 128 KB.

Before any DMA operations are performed, the Page registers must be written at the I/O Port addresses in the DMA controller registers to select the correct page for each DMA channel. The other address locations between 080h and 08Fh and 480h and 48Fh are not used by the DMA channels, but can be read or written by a PCI bus master. These registers are reset to zero at POR. A write to the Low Page register clears the High Page register, for backward compatibility with the PC/AT standard.

For most DMA transfers, the High Page register is set to zeros and is driven onto PCI address bits AD[31:24] during DMA cycles. This mode is backward compatible with the PC/AT standard. For DMA extended transfers, the High Page register is programmed and the values are driven onto the PCI addresses AD[31:24] during DMA cycles to allow access to the full 4 GB PCI address space.

#### **DMA Address Generation**

The DMA addresses are formed such that there is an upper address, a middle address, and a lower address portion.

The upper address portion, which selects a specific page, is generated by the Page registers. The Page registers for each channel must be set up by the system before a DMA operation. The DMA Page register values are driven on PCI address bits AD[31:16] for 8-bit channels and AD[31:17] for 16-bit channels.

The middle address portion, which selects a block within the page, is generated by the DMA controller at the beginning of a DMA operation and any time the DMA address increments or decrements through a block boundary. Block sizes are 256 bytes for 8-bit channels (Channels 0 through 3) and 512 bytes for 16-bit channels (Channels 5, 6, and 7). The middle address bits are is driven on PCI address bits AD[15:8] for 8-bit channels and AD[16:9] for 16-bit channels. The lower address portion is generated directly by the DMA controller during DMA operations. The lower address bits are output on PCI address bits AD[7:0] for 8-bit channels and AD[8:1] for 16-bit channels.

BHE# is configured as an output during all DMA operations. It is driven as the inversion of AD0 during 8-bit DMA cycles and forced low for all 16-bit DMA cycles.

#### 6.2.6.2 Programmable Interval Timer

The Core Logic module contains an 8254-equivalent Programmable Interval Timer (PIT) configured as shown in Figure 6-7. The PIT has three timers/counters, each with an input frequency of 1.19318 MHz (OSC divided by 12), and individually programmable to different modes.

The gates of Counter 0 and 1 are usually enabled, however, they can be controlled via F0 Index 50h. The gate of Counter 2 is connected to I/O Port 061h[0]. The output of Counter 0 is connected internally to IRQ0. This timer is typically configured in Mode 3 (square wave output), and used to generate IRQ0 at a periodic rate to be used as a system timer function. The output of Counter 1 is connected to I/O Port 061h[4]. The reset state of I/O Port 061h[4] is 0 and every falling edge of Counter 1 output causes I/O Port 061h[4] to flip states. The output of Counter 2 is brought out to the PC\_BEEP output. This output is gated with I/O Port 061h[1].




Figure 6-7. PIT Timer

#### **PIT Shadow Register**

The PIT registers are shadowed to allow for 0V Suspend to save/restore the PIT state by reading the PIT's counter and *write only* registers. The read sequence for the shadow register is listed in F0 Index BAh (see Table 6-29 on page 190).

# 

#### 6.2.6.3 Programmable Interrupt Controller

The Core Logic module contains two 8259A-equivalent programmable interrupt controllers, with eight interrupt request lines each, for a total of 16 interrupts. The PIC devices support all x86 modes of operation except Special Fully Nested mode. The two controllers are cascaded internally, and two of the interrupt request inputs are connected to the internal circuitry. This allows a total of 13 externally available interrupt requests. See Figure 6-9.

Each Core Logic IRQ signal can be individually selected to as edge- or level-sensitive. The four PCI interrupt signals may be routed internally to any PIC IRQ.




Figure 6-8. PIC Interrupt Controllers

Three interrupts are available externally depending upon selected ball multiplexing:

- 1) IRQ15 (muxed with GPIO11+RI2#),
- 2) IRQ14 (muxed with TFTD1), and
- 3) IRQ9 (muxed with IDE\_DATA6)

More of the IRQs are available through the use of SERIRQ (muxed with GPIO39) function. See Table 6-4.

Table 6-4. PIC Interrupt Mapping

Master IRQ	Mapping
IRQ0	Connected to the OUT0 (system timer) of the internal 8254 PIT.
IRQ2	Connected to the slave's INTR for a cas- caded configuration.
IRQ8#	Connected to internal RTC.
IRQ13	Connected to the FPU interface of the GX1 module.
IRQ15	Interrupts available to other functions
IRQ14	
IRQ12	
IRQ11	
IRQ10	
IRQ9	
IRQ7	
IRQ6	
IRQ5	
IRQ4	
IRQ3	
IRQ1	

The Core Logic module allows PCI interrupt signals INTA#, INTB#, INTC# (muxed with GPIO19+IOCHRDY) and INTD# (muxed with IDE\_DATA7) to be routed internally to any IRQ signal. The routing can be modified through Core Logic module's configuration registers. If this is done, the IRQ input must be configured to be level- rather than edgesensitive. IRQ inputs may be individually programmed to be level-sensitive with the Interrupt Sensitivity configuration registers at I/O address space 4D0h and 4D1h. PCI interrupt configuration is discussed in further detail in "PCI Compatible Interrupts" on page 156.

#### **PIC Interrupt Sequence**

A typical AT-compatible interrupt sequence is as follows. Any unmasked interrupt generates the internal INTR signal to the CPU. The interrupt controller then responds to the interrupt acknowledge (INTA) cycles from the CPU. On the first INTA cycle the cascading priority is resolved to determine which of the two 8259A controllers output the interrupt vector onto the data bus. On the second INTA cycle the appropriate 8259A controller drives the data bus with the correct interrupt vector for the highest priority interrupt.

By default, the Core Logic module responds to PCI INTA cycles because the system interrupt controller is located within the Core Logic module. This may be disabled with F0 Index 40h[0]. When the Core Logic module responds to a PCI INTA cycle, it holds the PCI bus and internally generates the two INTA cycles to obtain the correct interrupt vector. It then asserts TRDY# and returns the interrupt vector.

#### **PIC I/O Registers**

Each PIC contains registers located in the standard I/O address locations, as shown in Table 6-46 "Programmable Interrupt Controller Registers" on page 304.

An initialization sequence must be followed to program the interrupt controllers. The sequence is started by writing Initialization Command Word 1 (ICW1). After ICW1 has been written, the controller expects the next writes to follow in the sequence ICW2, ICW3, and ICW4 if it is needed. The Operation Control Words (OCW) can be written after initialization. The PIC must be programmed before operation begins.

Since the controllers are operating in cascade mode, ICW3 of the master controller should be programmed with a value indicating that the IRQ2 input of the master interrupt controller is connected to the slave interrupt controller rather than an I/O device as part of the system initialization code. In addition, ICW3 of the slave interrupt controller should be programmed with the value 02h (slave ID) and corresponds to the input on the master controller.

#### **PIC Shadow Register**


The PIC registers are shadowed to allow for 0V Suspend to save/restore the PIC state by reading the PICs *write only* registers. A write to this register resets the read sequence to the first register. The read sequence for the shadow register is listed in F0 Index B9h.

#### PCI Compatible Interrupts

The Core Logic module allows the PCI interrupt signals INTA#, INTB#, INTC#, and INTD# (also known in industry terms as PIRQx#) to be mapped internally to any IRQ signal with the PCI Interrupt Steering registers 1 and 2, F0 Index 5Ch and 5Dh.

PCI interrupts are low-level sensitive, whereas PC/AT interrupts are positive-edge sensitive; therefore, the PCI interrupts are inverted before being connected to the 8259A.

Although the controllers default to the PC/AT-compatible mode (positive-edge sensitive), each IRQ may be individually programmed to be edge or level sensitive using the Interrupt Edge/Level Sensitivity registers in I/O Port 4D0h and 4D1h. However, if the controllers are programmed to be level-sensitive via ICW1, all interrupts must be level-sensitive. Figure 6-9 shows the PCI interrupt mapping for the master/slave 8259A interrupt controller.



### Figure 6-9. PCI and IRQ Interrupt Mapping

# 6.2.7 I/O Ports 092h and 061h System Control

The Core Logic module supports control functions of I/O Ports 092h (Port A) and 061h (Port B) for PS/2 compatibility. I/O Port 092h allows a fast assertion of the A20M# or CPU\_RST. (CPU\_RST is an internal signal that resets the CPU. It is asserted for 100 µs after the negation of POR#.) I/O Port 061h controls NMI generation and reports system status.The Core Logic module generates an SMI for every internal change of the A20M# state and the SMI handler sets the A20M# state inside the GX1 module. This method is used for both the Port 092h (PS/2) and Port 061h (keyboard) methods of controlling A20M#.

#### 6.2.7.1 I/O Port 092h System Control

I/O Port 092h allows for a fast keyboard assertion of an A20# SMI and a fast keyboard CPU reset. Decoding for this register may be disabled via F0 Index 52h[3].

The assertion of a fast keyboard A20# SMI is controlled by either I/O Port 092h or by monitoring for the keyboard command sequence (see Section 6.2.8.1 "Fast Keyboard Gate Address 20 and CPU Reset" on page 157). If bit 1 of I/O Port 092h is cleared, the Core Logic module internally asserts an A20M#, which in turn causes an SMI to the GX1 module. If bit 1 is set, A20M# is internally deasserted, again causing an SMI.

The assertion of a fast keyboard reset (WM\_RST SMI) is controlled by bit 0 in I/O Port 092h or by monitoring for the keyboard command sequence (write data = FEh to I/O port 64h). If bit 0 is changed from 0 to 1, the Core Logic module generates a reset to the GX1 module by generating a WM\_RST SMI. When the WM\_RST SMI occurs, the BIOS jumps to the Warm Reset vector. Note that Warm Reset is not a pin, it is under SMI control.

### 6.2.7.2 I/O Port 061h System Control

Through I/O Port 061h, the speaker output can be enabled, the status of IOCHK# and SERR# can be read, and the state of the speaker data (Timer2 output) and refresh toggle (Timer1 output) can be read back. Note that NMI is under SMI control. Even though the hardware is present, the IOCHK# ball does not exist. Therefore, an NMI from IOCHK# can not happen.

# 6.2.7.3 SMI Generation for NMI

Figure 6-10 shows how the Core Logic module can generate an SMI for an NMI. Note that NMI is not a pin.

# 6.2.8 Keyboard Support

The Core Logic module can actively decode the keyboard controller I/O Ports 060h, 062h, 064h and 066h, and generate an LPC bus cycle. Keyboard positive decoding can be disabled if F0 Index 5Ah[1] is cleared (i.e., subtractive decoding enabled).

# 6.2.8.1 Fast Keyboard Gate Address 20 and CPU Reset

The Core Logic module monitors the keyboard I/O Ports 064h and 060h for the fast keyboard A20M# and CPU reset control sequences. If a write to I/O Port 060h[1] = 1 after a write takes place to I/O Port 064h with data of D1h, then the Core Logic module asserts the A20M# signal. A20M# remains asserted until cleared by any one of the following:

- A write to bit 1 of I/O Port 092h.
- A CPU reset of some kind.
- A write to I/O Port 060h[1] = 0 following a write to I/O Port 064h with data of D1h.

The fast keyboard A20M# and CPU reset can be disabled through F0 Index 52h[7]. By default, bit 7 is set, and the fast keyboard A20M# and CPU reset monitor logic is active. If bit 7 is clear, the Core Logic module forwards the commands to the keyboard controller.

By default, the Core Logic module forces the de-assertion of A20M# during a warm reset. This action may be disabled if F0 Index 52h[4] is cleared.




Figure 6-10. SMI Generation for NMI

# 

# 6.2.9 Power Management Logic

The Core Logic module integrates advanced power management features including idle timers for common system peripherals, address trap registers for programmable address ranges for I/O or memory accesses, four programmable general purpose external inputs, clock throttling with automatic speedup for the GX1 clock, software GX1 stop clock, 0V Suspend/Resume with peripheral shadow registers, and a dedicated serial bus to/from the GX1 module providing power management status.

The Core Logic module is ACPI (Advanced Configuration Power Interface) compliant. An ACPI-compliant system is one whose underlying BIOS, device drivers, chipset and peripherals conform to revision 1.0 of the ACPI specification. The Core Logic also supports Advanced Power Management (APM).

The SC1200/SC1201 processor provides the following support of ACPI states:

- CPU States: C0, C1, and C3.
- Sleep States:
  - SL1/SL2 ACPI S1 equivalent.
  - SL3 ACPI S3 equivalent.
  - SL4 ACPI S4 equivalent.
  - SL5 ACPI S5 equivalent.
- General Purpose Events: Fully programmable GPE0 Event Block registers.
- Wakeup Events: Supported through GPWIO[2:0] which are powered by standby voltage and generate SMIs. See registers at F1BAR1+I/O Offset 0Ah and F1BAR1+I/O Offset 12h. Also see Section 5.6 "System Wakeup Control (SWC)" on page 116 and Table 6-5 "Wakeup Events Capability" on page 159.

SC1200/SC1201 processor's device power management is highly tuned for low power systems. It allows the system designer to implement a wide range of power saving modes using a wide range of capabilities and configuration options.

SC1200/SC1201 processor controls the following functions directly:

- The system clocks.
- Core processor power states.
- Wakeup/resume event detection, including general purpose events.
- Power supply and power planes.

It also supports systems with an external micro controller that is used as a power management controller.

# 6.2.9.1 CPU States

The SC1200/SC1201 processor supports three CPU states: C0, C1 and C3 (the Core Logic C2 CPU state is not supported). These states are fully compliant with the ACPI specification, revision 1.0. These states occur in the Working state only (S0/G0). They have no meaning when the system transitions into a Sleep state. For details on the various Sleep states, see Section 6.2.9.2 "Sleep States" on page 159.

#### C0 Power State - On

In this state the GX1 module executes code. This state has two sub-states: Full Speed or Throttling; selected via the THT\_EN bit (F1BAR1+I/O Offset 00h[4]).

### C1 Power State - Active Idle

The SC1200/SC1201 processor enters the C1 state, when the Halt Instruction (HLT) is executed. It exits this state back to the C0 state upon an NMI, an unmasked interrupt, or an SMI. The Halt instruction stops program execution and generates a special Halt bus cycle. (See "Usage Hints" on page 161.)

Bus masters are supported in the C1 state and the SC1200/SC1201 processor temporarily exits C1 to perform a bus master transaction.

# **C2** Power State

The SC1200/SC1201 processor does not support the C2 power state. All relevant registers and bit fields in the Core Logic are reserved.

#### **C3** Power State

The SC1200/SC1201 processor enters the C3 state, when the P\_LVL3 register (F1BAR1+I/O Offset 05h) is read. It exits this state back to the C0 state (Full Speed or Throttling, depending on the THT\_EN bit) upon:

- An NMI, an unmasked interrupt, or an SMI.
- A bus master request, if enabled via the BM\_RLD bit (F1BAR1+I/O Offset 0Ch[1]).

In this state, the GX1 module is in Suspend Refresh mode (for details, see the Power Management section of the *AMD Geode<sup>TM</sup> GX1 Processor Data Book*, and Section 6.2.9.5 "Usage Hints" on page 161).

PCI arbitration should be disabled prior entering the C3 state via the ARB\_DIS bit in the PM2\_CNT register (F1BAR1+I/O Offset 20h[0]) because a PCI arbitration event could start after P\_LVL3 has been read. After wakeup ARB\_DIS needs to be cleared.

#### 6.2.9.2 Sleep States

The SC1200/SC1201 processor supports four Sleep states (SL1-SL3) and the Soft Off state (G2/S5). These states are fully compliant with the ACPI specification, revision 1.0.

When the SLP\_EN bit (F1BAR1+I/O Offset 0Ch[13]) is set to 1, the SC1200/SC1201 processor enters an SLx state according to the SLP\_TYPx field (F1BAR1+I/O Offset 0Ch[12:10]). It exits the Sleep state back to the S0 state (C0 state - Full Speed or Throttling, depending on the THT\_EN bit) upon an enabled power management event. Table 6-5 on page 159 lists wakeup events from the various Sleep states.

#### SL1 Sleep State (ACPI S1)

In this state the core processor is in 3V Suspend mode (all its clocks are stopped, including the memory controller and the display controller). The SDRAM is placed in self-refresh mode. All other SC1200/SC1201 processor system clocks and PLLs are running. All devices are powered up (PWRCNT[2:1] and ONCTL# are all asserted). See Section 6.2.9.5 "Usage Hints" on page 161.

No reset is performed, when exiting this state. The SC1200/SC1201 processor keeps all context in this state. This state corresponds to ACPI Sleep state S1.

#### SL2 Sleep State (ACPI S1)

In this state, all of the SC1200/SC1201 processor clocks are stopped including the PLLs. Selected clocks from the PLLs can be kept running under program control (F0 Index 60h). An exception to this is the CLK32 output signal which keeps toggling and the 32 KHz oscillator itself. The SDRAM is placed in self-refresh mode. The PWRCNT1 pin is de-asserted. The SC1200/SC1201 processor itself is

powered up. The system designer can decide which other system devices to power off with the PWRCNT1 pin.

No reset is performed, when exiting this state. The SC1200/SC1201 processor keeps all context in this state. This state corresponds to ACPI sleep state S1, with lower power and longer wake time than in SL1.

#### SL3 Sleep State (ACPI S3)

In this state, the SDRAM is placed in self-refresh mode, and PWRCNT[2:1] are de-asserted. PWRCNT[2:1] should be used to power off most of the system (except for the SDRAM). If the Save-to-RAM feature is used, external circuitry in the SDRAM interface is required to guarantee data integrity. All SC1200/SC1201 processor signals powered by V<sub>SB</sub>, V<sub>SBL</sub> or V<sub>BAT</sub> are still functional to allow wakeup and to keep the RTC.

The power-up sequence is performed, when exiting this state. This state corresponds to ACPI Sleep state S3.

#### SL4 and SL5 Sleep States (ACPI S4 and S5)

The SL4 and SL5 states are similar from the hardware perspective. In these states, the SC1200/SC1201 processor de-asserts PWRCNT[2:1] and ONCTL#. PWRCNT[2:1] and ONCTL# should be used to power off the system. All signals powered by V<sub>SB</sub>, V<sub>SBL</sub> or V<sub>BAT</sub> are still functional to allow wakeup and to keep the RTC.

While in this state, LED# can be toggled to give visual notification of this state. ACPI Function Control register (F1BAR1+I/O Offset 07h[7:6]) is used to control LED#.

The power-up sequence is performed when exiting this state. This state corresponds to ACPI Sleep states S4 and S5.

Event	S0/C1	S0/C3	SL1	SL2	SL3	SL4, SL5
Enabled Interrupts	Yes	Yes	Yes	-	-	-
SMI according to Table 6-8	Yes	Yes	Yes	-	-	-
SCI according to Table 6-8	Yes	Yes	Yes	-	-	-
GPIO[47:32], GPIO[15:0]	Yes	Yes	Yes	-	-	-
Power Button	Yes	Yes	Yes	Yes	Yes	Yes
Power Button Override	Yes	Yes	Yes	Yes	Yes	Yes
Bus Master Request	Yes <sup>1</sup>	Yes	Yes	-	-	-
Thermal Monitoring	Yes	Yes	Yes	Yes	Yes	Yes
USB	Yes	Yes	Yes	Yes	-	-
SDATA_IN2 (AC97)	Yes	Yes	Yes	Yes	-	-
IRRX1 (Infrared)	Yes	Yes	Yes	Yes	-	-
GPWIO[2:0]	Yes	Yes	Yes	Yes	Yes	Yes
RI2# (UART2)	Yes	Yes	Yes	Yes	-	-
RTC	Yes	Yes	Yes	Yes	Yes	Yes

Table 6-5. Wakeup Events Capability

1. Temporarily exits state.

# 

#### 6.2.9.3 Power Planes Control

The SC1200/SC1201 processor supports up to three power planes. Three signals are used to control these power planes. Table 6-6 describes the signals and when each is asserted.

Signal	S0	SL1	SL2	SL3	SL4 and SL5
PWRCNT1	1	1	0	0	0
PWRCNT2	1	1	1	0	0
ONCTL#	0	0	0	0	1

# Table 6-6. Power Planes Control Signals vs.Sleep States

These signals allow control of the power of system devices and the SC1200/SC1201 processor itself. Table 6-7 describes the SC1200/SC1201 processor's power planes with respect to the different Sleep and Global states.

Table 6-7. Power Planes vs. Sleep/Global States

Sleep/ Global State	V <sub>CORE</sub> , V <sub>CCCRT</sub> , V <sub>I/O</sub> , AV <sub>CCTV</sub> , V <sub>PLL</sub> , AV <sub>CCCRT</sub>	V <sub>SB</sub> , V <sub>SBL</sub>	V <sub>BAT</sub>
S0, SL1 and SL2	On	On	On or Off
SL3, SL4 and SL5	Off	On	On or Off
G3	Off	Off	On
No Power	Off	Off	Off
Illegal	On	Off	On or Off

The SC1200/SC1201 processor's power planes are controlled externally by the three signals (i.e., the system designer should make sure the system design is such that Table 6-7 is met) for all supported Sleep states.

 $V_{SB}$  and  $V_{BAT}$  are not controlled by any control signal.  $V_{SB}$  exists as long as the AC power is plugged in (for desktop systems) or the main battery is charged (for mobile systems).  $V_{BAT}$  exists as long as the RTC battery is charged.

The case in which  $\mathrm{V}_{\mathrm{SB}}$  does not exist is called Mechanical Off (G3).

#### 6.2.9.4 Power Management Events

The SC1200/SC1201 processor supports power management events that can manage:

- Transition of the system from a Sleep state to a Work state. This is done by the hardware. These events are defined as wakeup events.
- Enabled wakeup events to set the WAK\_STS bit (F1BAR1+I/O Offset 08h[15]) to 1, when transitioning the system back to the working state.
- Generation of an interrupt. This invokes the relevant software driver. The interrupt can either be an SMI or SCI (selected by the SCI\_EN bit, F1BAR1+I/O Offset 0Ch[0]). These events are defined as interrupt events.

Table 6-8 lists the power management events that can generate an SCI or SMI.

Event	SCI	SMI
Power Button	Yes	Yes
Power Button Override	Yes	-
Bus Master Request	Yes	-
Thermal Monitoring	Yes	Yes
USB	Yes	Yes
RTC	Yes	Yes
ACPI Timer	Yes	Yes
GPIO	Yes	Yes
SDATA_IN2 (AC97)	Yes	Yes
IRRX1	Yes	Yes
RI2#	Yes	Yes
GPWIO	Yes	Yes
Internal SMI signal	Yes	-

#### Table 6-8. Power Management Events

#### **Power Button**

The power button (PWRBTN#) input provides two events: a wake request, and a sleep request. For both these events, the PWRBTN# signal is debounced (i.e., the signal state is transferred only after 14 to 16 ms without transitions, to ensure that the signal is no longer bouncing).

ACPI is non-functional and all ACPI outputs are undefined when the power-up sequence does not include using the power button. SUSP# is an internal signal generated from the ACPI block. Without an ACPI reset, SUSP# can be permanently asserted. If the USE\_SUSP bit in CCR2 of GX1 module is enabled (Index C2h[7] = 1), the CPU will stop.

If ACPI functionality is desired, or the situation described above avoided, the power button must be toggled. This can be done externally or internally. GPIO63 is internally connected to PWRBTN#. To toggle the power button with software, GPIO63 must be programmed as an output using the normal GPIO programming protocol (see Section 6.4.1.1 "GPIO Support Registers" on page 224). GPIO63 must be pulsed low for at least 16 ms and not more than 4 sec.

Asserting POR# has no effect on ACPI. If POR# is asserted and ACPI was active prior to POR#, then ACPI will remain active after POR#. Therefore, BIOS must ensure that ACPI is inactive before GPIO63 is pulsed low.

**Power Button Wake Event** - Detection of a high-to-low transition on the debounced PWRBTN# input signal when in SL1 to SL5 Sleep states. The system is considered in the Sleep state, only after it actually transitioned into the state and not only according to the SLP\_TYP field.

In reaction to this event, the PWRBTN\_STS bit (F1BAR1+I/ O Offset 08h[8]) is set to 1 and a wakeup event or an interrupt is generated (note that this is regardless of the PWRBTN\_EN bit, F1BAR1+I/O Offset 0Ah[8]).

**Power Button Sleep Event** - Detection of a high-to-low transition on the debounced PWRBTN# input signal, when in the Working state (S0).

In reaction to this event, the PWRBTN\_STS bit is set to 1.

- When both the PWRBTN\_STS bit and the PWRBTN\_EN bit are set to 1, an SCI interrupt is generated.
- When SCI\_EN bit is 0, ONCTL# and PWRCNT[2:1] are de-asserted immediately regardless of the PWRBTN\_EN bit.

#### **Power Button Override**

When PWRBTN# is 0 for more than four seconds, ONCTL# and PWRCNT[2:1] are de-asserted (i.e., the system transitions to the SL5 state, "Soft Off"). This power management event is called the power button override event.

In reaction to this event, the PWRBTN\_STS bit is cleared to 0 and the PWRBTNOR\_STS bit (F1BAR1+I/O Offset 08h[11]) is set to 1.

#### **Thermal Monitoring**

The thermal monitoring event (THRM#) enables control of ACPI-OS Control.

When the THRM# signal transitions from high-to-low, the THRM\_STS bit (F1BAR1+I/O Offset 10h[5]) is set to 1. If the THRM\_EN bit (F1BAR1+I/O Offset 12h[5]) is also set to 1, an interrupt is generated.

#### SDATA\_IN2, IRRX1, RI2#

Section 5.4.1 "SIO Control and Configuration Registers" on page 97 for control and operation.

#### 6.2.9.5 Usage Hints

- During initialization, the BIOS should:
  - Clear the SUSP\_HLT bit in CCR2 (GX1 module, Index C2h[3]) to 0. This is needed for compliance with C0 definition of ACPI, when the Halt Instruction (HLT) is executed.
  - Disable the SUSP\_3V option in C3 power state (F0 Index 60h[2]).
  - Disable the SUSP\_3V option in SL1 sleep state (F0 Index 60h[1]).
- SMM code should clear the CLK\_STP bit in the PM Clock Stop Control register (GX\_BASE+Memory Offset 8500h[0]) to 0 when entering C3 state.
- SMM code should correctly set the CLK\_STP bit in the PM Clock Stop Control register (GX\_BASE+Memory Offset 8500h[0]) when entering the SL1, SL2, and SL3 states.

# 

#### 6.2.10 Power Management Programming

The power management resources provided by a combined GX1 module and Core Logic module based system supports a high efficiency power management implementation. The following explanations pertain to a full-featured "notebook" power management system. The extent to which these resources are employed depends on the application and on the discretion of the system designer.

Power management resources can be grouped according to the function they enable or support. The major functions are as follows:

- APM Support
- CPU Power Management
  - Suspend Modulation
  - 3V Suspend
  - Save-to-Disk
- Peripheral Power Management
  - Device Idle Timers and Traps
  - General Purpose Timers
  - ACPI Timer Register
  - Power Management SMI Status Reporting Registers

Included in the following subsections are details regarding the registers used for configuring power management features. The majority of these registers are directly accessed through the PCI configuration register space designated as Function 0 (F0). However, included in the discussions are references to F1BARx+I/O Offset xxh. This refers to registers accessed through base address registers in Function 1 (F1) at Index 10h (F1BAR0) and Index 40h (F1BAR1).

#### 6.2.10.1 APM Support

Many notebook computers rely solely on an Advanced Power Management (APM) driver for enabling the operating system to power-manage the CPU. APM provides several services which enhance the system power management; but in its current form, APM is imperfect for the following reasons:

- APM is an OS-specific driver, and may not be available for some operating systems.
- Application support is inconsistent. Some applications in foreground may prevent Idle calls.
- APM does not help with Suspend determination or peripheral power management.

The Core Logic module provides two entry points for APM support:

- Software CPU Suspend control via the CPU Suspend Command register (F0 Index AEh).
- Software SMI entry via the Software SMI register (F0 Index D0h). This allows the APM BIOS to be part of the SMI handler.

#### 6.2.10.2 CPU Power Management

The three greatest power consumers in a system are the display, the hard drive, and the CPU. The power management of the first two is relatively straightforward and is discussed in Section 6.2.10.3 "Peripheral Power Management" on page 164.

APM, if available, is used primarily by CPU power management since the operating system is most capable of reporting the Idle condition. Additional resources provided by the Core Logic module supplement APM by monitoring external activity and power managing the CPU based on the system demands. The two processes for power managing the CPU are Suspend Modulation and 3V Suspend.

#### **Suspend Modulation**

Suspend Modulation works by asserting and de-asserting the internal SUSP# signal to the GX1 module for configurable durations. When SUSP# is asserted to the GX1 module, it enters an Idle state during which time the power consumption is significantly reduced. Even though the PCI clock is still running, the GX1 module stops the clocks to its core when SUSP# is asserted. By modulating SUSP# a reduced frequency of operation is achieved.

The Suspend Modulation feature works by assuming that the GX1 module is Idle unless external activity indicates otherwise. This approach effectively slows down the GX1 module until external activity indicates a need to run at full speed, thereby reducing power consumption. This approach is the opposite of that taken by most power management schemes in the industry, which run the system at full speed until a period of inactivity is detected, and then slows down. Suspend Modulation, the more aggressive approach, yields lower power consumption.

Suspend Modulation serves as the primary CPU power management mechanism when APM is not present. It also acts as a backup for situations where APM does not correctly detect an Idle condition in the system.

To provide high-speed performance when needed, SUSP# modulation is temporarily disabled any time system activity is detected. When this happens, the GX1 module is "instantly" converted to full speed for a programmed duration. System activities in the Core Logic module are asserted as: any unmasked IRQ, accessing Port 061h, any asserted SMI, and/or accessing the Video Processor module interface.

The graphics controller is integrated in the GX1 module. Therefore, the indication of video activity is sent to the Core Logic module via the serial link (see Section 6.2.2 "PSE-RIAL Interface" on page 143 for more information on serial link) and is automatically decoded. Video activity is defined as any access to the VGA register space, the VGA frame buffer, the graphics accelerator control registers and the configured graphics frame buffer. The automatic speedup events (video and IRQ) for Suspend Modulation should be used together with softwarecontrolled speedup registers for major I/O events such as any access to the FDC, HDD, or parallel/serial ports, since these are indications of major system activities. When major I/O events occur, Suspend Modulation should be temporarily disabled using the procedures described in the Power Management registers in the following subsections.

If a bus master (UltraDMA/33, Audio, USB) request occurs, the GX1 module automatically de-asserts SUSPA# and grants the bus to the requesting bus master. When the bus master de-asserts REQ#, SUSPA# reasserts. This does not directly affect the Suspend Modulation programming.

**Configuring Suspend Modulation:** Control of the Suspend Modulation feature is accomplished using the Suspend Modulation and Suspend Configuration registers (F0 Index 94h and 96h, respectively).

The Suspend Configuration register contains the global power management enable bit, as well as the enables for the individual activity speedup timers. The global power management bit must be enabled for Suspend Modulation and all other power management resources to function.

Bit 0 of the Suspend Configuration register enables Suspend Modulation. Bit 1 controls how SMI events affect Suspend Modulation. In general this bit should be set to 1, which causes SMIs to disable Suspend Modulation until it is re-enabled by the SMI handler.

The Suspend Modulation register controls two 8-bit counters that represent the number of 32 µs intervals that the internal SUSP# signal is asserted and then deasserted to the GX1 module. These counters define a ratio which is the effective frequency of operation of the system while Suspend Modulation is enabled.

$$F_{eff} = F_{GX1} \times \frac{Asserted Count}{Asserted Count + de-asserted Count}$$

The IRQ and Video Speedup Timer Count registers (F0 Index 8Ch and 8Dh) configure the amount of time which Suspend Modulation is disabled when the respective events occur.

**SMI Speedup Disable:** If the Suspend Modulation feature is being used for CPU power management, the occurrence of an SMI disables Suspend Modulation so that the system operates at full speed while in SMM. There are two methods used to invoke this via bit 1 of the Suspend Configuration register.

- If F0 Index 96h[1] = 0: Use the IRQ Speedup Timer (F0 Index 8Ch) to temporarily disable Suspend Modulation when an SMI occurs.
- If F0 Index 96h[1] = 1: Disable Suspend Modulation when an SMI occurs until a read to the SMI Speedup Disable register (F1BAR0+I/O Offset 08h).

The SMI Speedup Disable register prevents VSA software from entering Suspend Modulation while operating in SMM. The data read from this register can be ignored. If the Suspend Modulation feature is disabled, reading this I/ O location has no effect.

#### **3 Volt Suspend**

The Core Logic module supports the stopping of the CPU and system clocks for a 3V Suspend state. If appropriately configured, via the Clock Stop Control register (F0 Index BCh), the Core Logic module asserts internal SUSP\_3V after it has gone through the SUSP#/SUSPA# handshake. SUSP\_3V is a state indicator, indicating that the system is in a low-activity state and Suspend Modulation is active. This indicator can be used to put the system into a lowpower state (the system clock can be turned off).

Internal SUSP\_3V is connected to the enable control of the clock generators, so that the clocks to the CPU and the Core Logic module (and most other system devices) are stopped. The Core Logic module continues to decrement all of its device timers and respond to external SMI interrupts after the input clock has been stopped, as long as the 32 KHz clock continues to oscillate. Any SMI event or unmasked interrupt causes the Core Logic module to deassert SUSP 3V, restarting the system clocks. As the CPU or other device might include a PLL, the Core Logic module holds SUSP# active for a pre-programmed period of delay (the PLL re-sync delay) that varies from 0 to 15 ms. After this period has expired, the Core Logic module de-asserts SUSP#, stopping Suspend. SMI# is held active for the entire period, so that the CPU reenters SMM when the clocks are restarted.

#### Save-to-Disk

Save-to-Disk is supported by the Core Logic module. In this state, the power is typically removed from the Core Logic module and from the entire SC1200/SC1201 processor, causing the state of the legacy peripheral devices to be lost. Shadow registers are provided for devices which allow their state to be saved prior to removing power. This is necessary because the legacy AT peripheral devices used several write only registers. To restore the exact state of these devices on resume, the write only register values are "shadowed" so that the values can be saved by the power management software.

The PC/AT compatible keyboard controller (KBC) and floppy port (FDC) do not exist in the SC1200/SC1201 processor. However, it is possible that one is attached on the ISA bus or the LPC bus (e.g., in a SuperI/O device). Some of the KBC and FDC registers are shadowed because they cannot be safely read. Additional shadow registers for other functions are described in Table 6-29 "F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support" on page 190.

#### 6.2.10.3 Peripheral Power Management

The Core Logic module provides peripheral power management using a combination of device idle timers, address traps, and general purpose I/O pins. Idle timers are used in conjunction with traps to support powering down peripheral devices.

#### **Device Idle Timers and Traps**

Idle timers are used to power manage a peripheral by determining when the peripheral has been inactive for a specified period of time, and removing power from the peripheral at the end of that time period.

Idle timers are provided for the commonly-used peripherals (FDC, IDE, Parallel/Serial Ports, and Mouse/Keyboard). In addition, there are three user-defined timers that can be configured for either I/O or memory ranges.

The idle timers are 16-bit countdown timers with a one second timebase or prescaler, providing a timeout range of 1 to 65536 seconds (1092 minutes) (18 hours). The input clock is 32 KHz. Very small count values have some error since the prescaler is free-running. (See the next subsection "General Purpose Timers" for further discussion on prescaler value limitations.)

When the idle timer count registers are loaded with a nonzero value and enabled, the timers decrement until one of two possibilities happens: a bus cycle occurs at that I/O or memory range, or the timer decrements to zero.

If a bus cycle occurs, the timer is reloaded and begins decrementing again. If the timer decrements to zero, and power management is enabled (F0 Index 80h[0] = 1), the timer generates an SMI.

When an idle timer generates an SMI, the SMI handler manages the peripheral power, disables the timer, and enables the trap. The next time an event occurs, the trap generates an SMI. This time, the SMI handler applies power to the peripheral, resets the timer, and disables the trap.

Relevant registers for controlling Device Idle Timers are: F0 Index 80h, 81h, 82h, 93h, 98h-9Eh, and ACh.

Relevant registers for controlling User Defined Device Idle Timers are: F0 Index 81h, 82h, A0h, A2h, A4h, C0h, C4h, C8h, CCh, CDh, and CEh.

Although not considered as device idle timers, two additional timers are provided by the Core Logic module. The Video Idle Timer used for Suspend-determination and the VGA Timer used for SoftVGA.

The programming bits for these timers are:

- F0 Index 81h[7], Video Access Idle Timer Enable
- F0 Index 82h[7], Video Access Trap Enable
- F0 Index A6h[15:0], Video Timer Count
- F0 Index 83h[3], VGA Timer Enable
- F0 Index 8Bh[6], VGA Timer Base
- F0 Index 8Eh[7:0], VGA Timer Count

# General Purpose Timers

The Core Logic module contains two general purpose idle timers, General Purpose Timer 1 (F0 Index 88h) and General Purpose Timer 2 (F0 Index 8Ah). These two timers are similar to the Device Idle Timers in that they count down to zero unless re-triggered, and generate an SMI when they reach zero. However, these are 8-bit timers instead of 16 bits, they have a programmable timebase, and the events which reload these timers are configurable. These timers are typically used for an indication of system inactivity for Suspend determination.

General Purpose Timer 1 can be re-triggered by activity to any of the configured User Defined Devices, Keyboard and Mouse, Parallel and Serial, Floppy disk, or Hard disk.

General Purpose Timer 2 can be re-triggered by a transition on the GPIO7 signal (if GPIO7 is properly configured).

When a General Purpose Timer is enabled or when an event reloads the timer, the timer is loaded with the configured count value. Upon expiration of the timer an SMI is generated and a status flag is set. Once expired, this counter must be re-initialized by disabling and enabling it.

The timebase or prescaler for both General Purpose Timers can be configured as either 1 second (default) or 1 millisecond. The 32 KHz clock feeds the prescaler. The registers at F0 Index 89h and 8Bh are the control registers for the General Purpose Timers.

The prescaler (1 millisecond or 1 second) that feeds the timers is free-running; meaning that the first count decrement will not be correct. The decrement time can be as short as 0 or as long as the prescaler. The actual time for the decrement to occur can not be determined since the current prescaler value can not be read. A periodic timer can be achieved after the first timer SMI, because when retriggered, the prescaler will be at or very nearly at the maximum value. Any software using these timers must understand this limitation. Small count values have the most error with a value of 1having the largest error.

#### **ACPI Timer Register**

The ACPI Timer register (F1BAR0+I/O Offset 1Ch or at F1BAR1+I/O Offset 1Ch) provides the ACPI counter. The counter counts at 14.31818/4 MHz (3.579545 MHz). If SMI generation is enabled (F0 Index 83h[5] = 1), an SMI or SCI is generated when bit 23 toggles.

#### **Power Management SMI Status Reporting Registers**

The Core Logic module updates status registers to reflect the SMI sources. Power management SMI sources are the device idle timers, address traps, and general purpose I/O pins.

Power management events are reported to the GX1 module through the active low SMI# signal. When an SMI is initiated, the SMI# signal is asserted low and is held low until all SMI sources are cleared. At that time, SMI# is deasserted.

All SMI sources report to the Top Level SMI Status register (F1BAR0+I/O Offset 02h) and the Top Level SMI Status Mirror register (F1BAR0+I/O Offset 00h). The Top SMI Status and Status Mirror registers are the top level of hierarchy for the SMI Handler in determining the source of an SMI.

These two registers are identical except that reading the register at F1BAR0+I/O Offset 02h clears the status.

Since all SMI sources report to the Top Level SMI Status register, many of its bits combine a large number of events requiring a second level of SMI status reporting. The second level of SMI status reporting is set up very much like the top level. There are two status reporting registers, one "read only" (mirror) and one "read to clear". The data returned by reading either offset is the same, the difference between the two being that the SMI can not be cleared by reading the mirror register.

Figure 6-11 shows an example SMI tree for checking and clearing the source of General Purpose Timers and the User Defined Trap generated SMI.




Figure 6-11. General Purpose Timer and UDEF Trap SMI Tree Example

AMD Geode™ SC1200/SC1201 Processor Data Book

# 6.2.10.4 Power Management Programming Summary

Table 6-9 provides a programming register summary for the power management timers, traps, and functions. For com-

plete bit information regarding the registers listed in Table 6-9, refer to Section 6.4.1 "Bridge, GPIO, and LPC Registers - Function 0" on page 190.

Table 6-9	. Device	Power Management Pr	ogramming Summar	у
		Located at F0 Index	x xxh Unless Otherwise	e Noted
Device Power Management Resource	Enable	Configuration	Second Level SMI Status/No Clear	Second Level SMI Status/With Clear
Global Timer Enable	80h[0]	N/A	N/A	N/A
Keyboard / Mouse Idle Timer	81h[3]	93h[1:0]	85h[3]	F5h[3]
Parallel / Serial Idle Timer	81h[2]	93h[1:0]	85h[2]	F5h[2]
Floppy Disk Idle Timer	81h[1]	9Ah[15:0], 93h[7]	85h[1]	F5h[1]
Video Idle Timer <sup>1</sup>	81h[7]	A6h[15:0]	85h[7]	F5h[7]
VGA Timer <sup>2</sup>	83h[3]	8Eh[7:0]	F1BAR0+I/O Offset 00h[6]	F1BAR0+I/O Offset 02h[6]
Primary Hard Disk Idle Timer	81h[0]	98h[15:0], 93h[5]	85h[0]	F5h[0]
Secondary Hard Disk Idle Timer	83h[7]	ACh[15:0], 93h[4]	86h[4]	F6h[4]
User Defined Device 1 Idle Timer	81h[4]	A0h[15:0], C0h[31:0], CCh[7:0]	85h[4]	F5h[4]
User Defined Device 2 Idle Timer	81h[5]	A2h[15:0], C4h[31:0], CDh[7:0]	85h[5]	F5h[5]
User Defined Device 3 Idle Timer	81h[6]	A4h[15:0], C8h[31:0], CEh[7:0]	85h[6]	F5h[6]
Global Trap Enable	80h[2]	N/A	N/A	N/A
Keyboard / Mouse Trap	82h[3]	9Eh[15:0] 93h[1:0]	86h[3]	F6h[3]
Parallel / Serial Trap	82h[2]	9Ch[15:0], 93h[1:0]	86h[2]	F6h[2]
Floppy Disk Trap	82h[1]	93h[7]	86h[1]	F6h[1]
Video Access Trap	82h[7]	N/A	86h[7]	F6h[7]
Primary Hard Disk Trap	82h[0]	93h[5]	86h[0]	F6h[0]
Secondary Hard Disk Trap	83h[6]	93h[4]	86h[5]	F6h[5]
User Defined Device 1 Trap	82h[4]	C0h[31:0], CCh[7:0]	F1BAR0+I/O Offset 04h[2]	F1BAR0+I/O Offset 06h[2]
User Defined Device 2 Trap	82h[5]	C4h[31:0], CDh[7:0]	F1BAR0+I/O Offset 04h[3]	F1BAR0+I/O Offset 06h[3]
User Defined Device 3 Trap	82h[6]	C8h[31:0], CEh[7:0]	F1BAR0+I/O Offset 04h[4]	F1BAR0+I/O Offset 06h[4]
General Purpose Timer 1	83h[0]	88h[7:0], 89h[7:0], 8Bh[4]	F1BAR0+I/O Offset 04h[0]	F1BAR0+I/O Offset 06h[0]
General Purpose Timer 2	83h[1]	8Ah[7:0], 8Bh[5,3,2]	F1BAR0+I/O Offset 04h[1]	F1BAR0+I/O Offset 06h[1]
Suspend Modulation	96h[0]	94h[15:0], 96h[2:0]	N/A	N/A
Video Speedup	80h[4]	8Dh[7:0], A8h[15:0]	N/A	N/A
IRQ Speedup	80h[3]	8Ch[7:0]	N/A	N/A

# Table 6-9. Device Power Management Programming Summary

1. This function is used for Suspend determination.

2. This function is used for SoftVGA.

166

#### **GPIO** Interface 6.2.11

Up to 64 GPIOs in the in the Core Logic module are provided for system control. For further information, see Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72 and Table 6-30 "F0BAR0+I/ O Offset: GPIO Configuration Registers" on page 224.

Note: Not all GPIOs are available on SC1200/SC1201 processor balls. GPIOs [63:42], [31:21], and [5:2] are reserved.

# 6.2.12 Integrated Audio

The Core Logic module provides hardware support for the Virtual (soft) Audio subsystem as part of the Virtual System Architecture<sup>™</sup> (VSA) technology for capture and playback of audio using an external codec. This eliminates much of the hardware traditionally associated with audio functions.

This hardware support includes:

- Six-channel buffered PCI bus mastering interface.
- AC97 version 2.0 compatible interface to the codec. Any codec, which supports an independent input and output sample rate conversion interface, can be used with the Core Logic module.

Additional hardware provides the necessary functionality for VSA. This hardware includes the ability to:

- Generate an SMI to alert software to update required data. An SMI is generated when either audio buffer is half empty or full. If the buffers become completely empty or full, the Empty bit is asserted.
- Generate an SMI on I/O traps.

- Trap accesses for sound card compatibility at either I/O Port 220h-22Fh, 240h-24Fh, 260h-26Fh, or 280h-28Fh.
- Trap accesses for FM compatibility at I/O Port 388h-38Bh.

• Trap accesses for MIDI UART interface at I/O Port 300h-301h or 330h-331h.

32579B

- Trap accesses for serial input and output at COM2 (I/O Port 2F8h-2FFh) or COM4 (I/O Port 2E8h-2EFh).
- Support trapping for low (I/O Port 00h-0Fh) and/or high (I/O Port C0h-DFh) DMA accesses.
- Support hardware status register reads in Core Logic module, minimizing SMI overhead.
- Support is provided for software-generated IRQs on IRQ 2, 3, 5, 7, 10, 11, 12, 13, 14, and 15.

The following subsections include details of the registers used for configuring the audio interface. The registers are accessed through F3 Index 10h, the Base Address Register (F3BAR0) in Function 3. F3BAR0 sets the base address for the audio support registers as shown in Table 6-37 "F3: PCI Header Registers for Audio Configuration" on page 262.

# 6.2.12.1 Data Transport Hardware

The data transport hardware can be broadly divided into two sections: bus mastering and the codec interface.

### **Audio Bus Masters**

The Core Logic module audio hardware includes six PCI bus masters (three for input and three for output) for transferring digitized audio between memory and the external codec. With these bus master engines, the Core Logic module off-loads the CPU and improves system performance.

The programming interface defines a simple scatter/gather mechanism allowing large transfer blocks to be scattered to or gathered from memory. This cuts down on the number of interrupts to and interactions with the CPU.

The six bus masters that directly drive specific slots on the AC97 interface are described in Table 6-10.

Master #	Slots	Description
0	3 and 4	32-Bit output to codec. Left and right channels.
1	3 and 4	32-Bit input from codec. Left and right channels.
2	5	16-Bit output to codec.
3	5	16-Bit input from codec.
4	6 or 11	16-Bit output to codec. Slot in use is determined by F3BAR0+Memory Offset 08h[19].
5	6 or 11	16-Bit input from codec. Slot in use is determined by F3BAR0+Memory Offset 08h[20].

Table 6-10. Bus Masters That Drive Specific Slots of the AC97 Interface

#### Physical Region Descriptor Table Address

Before the bus master starts a master transfer it must be programmed with a pointer (PRD Table Address register) to a Physical Region Descriptor Table. This pointer sets the starting memory location of the Physical Region Descriptors (PRDs). The PRDs describe the areas of memory that are used in the data transfer. The descriptor table entries must be aligned on a 32-byte boundary and the table cannot cross a 64 KB boundary in memory.

### **Physical Region Descriptor Format**

Each physical memory region to be transferred is described by a Physical Region Descriptor (PRD) as illustrated in Table 6-11. When the bus master is enabled (Command register bit 0 = 1), data transfer proceeds until each PRD in the PRD table has been transferred. The bus master does not cache PRDs.

The PRD table consists of two DWORDs. The first DWORD contains a 32-bit pointer to a buffer to be transferred. The second DWORD contains the size (16 bits) of the buffer and flags (EOT, EOP, JMP). The description of the flags are as follows:

- EOT bit If set in a PRD, this bit indicates the last entry in the PRD table (bit 31). The last entry in a PRD table must have either the EOT bit or the JMP bit set. A PRD can not have both the JMP and EOT bits set.
- EOP bit If set in a PRD and the bus master has completed the PRD's transfer, the End of Page bit is set (Status register bit 0 = 1) and an SMI is generated. If a second EOP is reached due to the completion of another PRD before the End of Page bit is cleared, the Bus Master Error bit is set (Status register bit 1 = 1) and the bus master pauses. In this paused condition, reading the Status register clears both the Bus Master Error and the End of Page bits and the bus master continues.
- JMP bit This PRD is special. If set, the Memory Region Physical Base Address is now the target address of the JMP. The target address must be on a 32-byte boundary so bits[4:0] must be written to 0. There is no data transfer with this PRD. This PRD allows the creation of a

looping mechanism. If a PRD table is created with the JMP bit set in the last PRD, the PRD table does not need a PRD with the EOT bit set. A PRD can not have both the JMP and EOT bits set.

#### **Programming Model**

The following discussion explains, in steps, how to initiate and maintain a bus master transfer between memory and an audio slave device.

In the steps listed below, the reference to "Example" refers to Figure 6-12 "PRD Table Example" on page 169.

 Software creates a PRD table in system memory. Each PRD entry is 8 bytes long; consisting of a base address pointer and buffer size. The maximum data that can be transferred from a PRD entry is 64 KB. A PRD table must be aligned on a 32-byte boundary. The last PRD in a PRD table must have the EOT or JMP bit set.

**Example** - Assume the data is outbound. There are three PRDs in the example PRD table. The first two PRDs (PRD\_1, PRD\_2) have only the EOP bit set. The last PRD (PRD\_3) has only the JMP bit set. This example creates a PRD loop.

2) Software loads the starting address of the PRD table by programming the PRD Table Address register.

**Example** - Program the PRD Table Address register with Address\_3.

3) Software must fill the buffers pointed to by the PRDs with audio data. It is not absolutely necessary to fill the buffers; however, the buffer filling process must stay ahead of the buffer emptying. The simplest way to do this is by using the EOP flags to generate an SMI when a PRD is empty.

Example - Fill Audio Buffer\_1 and Audio Buffer\_2. The SMI generated by the EOP from the first PRD allows the software to refill Audio Buffer\_1. The second SMI refills Audio Buffer\_2. The third SMI refills Audio Buffer\_1 and so on.

		Byte 3			Byte 2				Byte 1					Byte 0																		
DWORD	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		Memory Region Base A					ddr	ress	ss [31:1] (Audio Data Buffer)							0																
1	E O T	E E J O O M T P P				Re	serv	/ed												Siz	e [1	5:1]							0			

# Table 6-11. Physical Region Descriptor Format

168

 Read the SMI Status register to clear the Bus Master Error and End of Page bits (bits 1 and 0).

Set the correct direction to the Read or Write Control bit (Command register bit 3). Note that the direction of the data transfer of a particular bus master is fixed and therefore the direction bit must be programmed accordingly. It is assumed that the codec has been properly programmed to receive the audio data.

Engage the bus master by writing a "1" to the Bus Master Control bit (Command register bit 0).

The bus master reads the PRD entry pointed to by the PRD Table Address register and increments the address by 08h to point to the next PRD. The transfer begins.

**Example** - The bus master is now properly programmed to transfer Audio Buffer\_1 to a specific slot(s) in the AC97 interface.

5) The bus master transfers data to/from memory responding to bus master requests from the AC97 interface. At the completion of each PRD, the bus master's next response depends on the settings of the flags in the PRD.

**Example** - At the completion of PRD\_1 an SMI is generated because the EOP bit is set while the bus master continues on to PRD\_2. The address in the PRD

Table Address register is incremented by 08h and is now pointing to PRD\_3. The SMI Status register is read to clear the End of Page status flag. Since Audio Buffer\_1 is now empty, the software can refill it.

At the completion of PRD\_2 an SMI is generated because the EOP bit is set. The bus master then continues on to PRD\_3. The address in the PRD Table Address register is incremented by 08h. The DMA SMI Status register is read to clear the End of Page status flag. Since Audio Buffer\_2 is now empty, the software can refill it. Audio Buffer\_1 has been refilled from the previous SMI.

PRD\_3 has the JMP bit set. This means the bus master uses the address stored in PRD\_3 (Address\_3) to locate the next PRD. It does not use the address in the PRD Table Address register to get the next PRD. Since Address\_3 is the location of PRD\_1, the bus master has looped the PRD table.

Stopping the bus master can be accomplished by not reading the SMI Status register End of Page status flag. This leads to a second EOP which causes a Bus Master Error and pauses the bus master. In effect, once a bus master has been enabled it never has to be disabled, just paused. The bus master cannot be disabled unless the bus master has been paused or has reached an EOT.




Figure 6-12. PRD Table Example

The AC97 codec (e.g., LM4548) is the master of the serial interface and generates the clocks to Core Logic module. Figure 6-13 shows the signal connections between two codecs and the SC1200/SC1201 processor:

- Codec1 can be AC97 Rev. 1.3 or higher compliant.
- Codec2 is optional, but must be compliant with AC97 2.0 or higher. (For specifics on the serial interface, refer to the appropriate codec manufacturer's data sheet.)
  - SDATA\_IN2 has wakeup capability. (See Section 5.6 "System Wakeup Control (SWC)" on page 116.)
  - If SDATA\_IN2 is not used it must be connected to V<sub>SS</sub>.
  - If an AMC97 codec is used (as Codec2), it should be connected to SDATA\_IN2 and SDATA\_IN should be connected to V<sub>SS</sub>.
- For PC speaker synthesis, the Core Logic module outputs the PC speaker signal on the PC\_BEEP pin which is connected to the PC\_BEEP input of the AC97 codec. Note that PC\_BEEP is muxed with GPIO16 and must be programmed via PMR[0] (see Table 4-2 on page 72.)

#### **Codec Configuration/Control Registers**

The codec 32-bit related registers:

- · GPIO Status and Control Registers
  - Codec GPIO Status Register (F3BAR0+Memory Offset 00h)

Core Logic Module

- Codec GPIO Control Register (F3BAR0+Memory Offset 04h)
- Codec Status Register (F3BAR0+Memory Offset 08h)
- Codec Command Register (F3BAR0+Memory Offset 0Ch)

#### Codec GPIO Status and Control Registers:

The Codec GPIO Status and Control registers are used for codec GPIO related tasks such as enabling a codec GPIO interrupt to cause an SMI.

#### **Codec Status Register:**

The Codec Status register stores the codec status WORD. It is updated every valid Status Word slot.

#### **Codec Command Register:**

The Codec Command register writes the control WORD to the codec. By writing the appropriate control WORDs to this port, the features of the codec can be controlled. The contents of this register are written to the codec during the Control Word slot.

The bit formats for these registers are given in Table 6-38 "F3BAR0+Memory Offset: Audio Configuration Registers" on page 263.




Figure 6-13. AC97 V2.0 Codec Signal Connections

#### 6.2.12.3 VSA Technology Support Hardware

The Core Logic module incorporates the required hardware in order to support the Virtual System Architecture<sup>™</sup> (VSA) technology for capture and playback of audio using an external codec. This eliminates much of the hardware traditionally associated with industry standard audio functions.

#### VSA Technology

VSA technology provides a framework to enable software implementation of traditionally hardware-only components. VSA software executes in System Management Mode (SMM), enabling it to execute transparently to the operating system, drivers and applications.

The VSA design is based upon a simple model for replacing hardware components with software. Hardware to be virtualized is merely replaced with simple access detection circuitry which asserts the SMI# (System Management Interrupt) internal signal when hardware accesses are detected. The current execution stream is immediately preempted, and the processor enters SMM. The SMM system software then saves the processor state, initializes the VSA execution environment, decodes the SMI source and dispatches handler routines which have registered requests to service the decoded SMI source. Once all handler routines have completed, the processor state is restored and normal execution resumes. In this manner, hardware accesses are transparently replaced with the execution of SMM handler software.

Historically, SMM software was used primarily for the single purpose of facilitating active power management for notebook designs. That software's only function was to manage the power up and down of devices to save power. With high performance processors now available, it is feasible to implement, primarily in SMM software, PC capabilities traditionally provided by hardware. In contrast to power management code, this virtualization software generally has strict performance requirements to prevent application performance from being significantly impacted.

#### **Audio SMI Related Registers**

The SMI related registers consist of:

- Audio SMI Status Reporting Registers:
  - Top Level SMI Mirror and Status Registers
  - (F1BAR0+Memory Offset 00h/02h)
  - Second Level SMI Status Registers (F3BAR0+Memory Offset 10h/12h)
- I/O Trap SMI and Fast Write Status Register (F3BAR0+Memory Offset 14h)
- I/O Trap SMI Enable Register (F3BAR0+Memory Offset 18h)

#### **Audio SMI Status Reporting Registers**

The Top SMI Status Mirror and Status registers are the top level of hierarchy for the SMI Handler in determining the source of an SMI. These two registers are at F1BAR0+Memory Offset 00h (Status Mirror) and 02h (Status). The registers are identical except that reading the register at F1BAR0+Memory Offset 02h clears the status.

The second level of audio SMI status reporting is set up very much like the top level. There are two status reporting registers, one "read only" (mirror) and one "read to clear". The data returned by reading either offset is the same (i.e., SMI was caused by an audio related event). The difference between F3BAR0+Memory Offset 10h (Status Mirror) and 12h (Status) is in the ability to clear the SMI source at 12h.

Figure 6-14 on page 172 shows an SMI tree for checking and clearing the source of an audio SMI. Only the audio SMI bit is detailed here. For details regarding the remaining bits in the Top SMI Status Mirror and Status registers refer toTable 6-33 "F1BAR0+I/O Offset: SMI Status Registers" on page 237.

#### I/O Trap SMI and Fast Write Status Register

This 32-bit read-only register (F3BAR0+Memory Offset 14h) not only indicates if the enabled I/O trap generated an SMI, but also contains Fast Path Write related bits.

#### I/O Trap SMI Enable Register

The I/O Trap SMI Enable register (F3BAR0+Memory Offset 18h) allows traps for specified I/O addresses and configures generation for I/O events. It also contains the enabling bit for Fast Path Read/Write features.

#### Status Fast Path Read/Write

Status Fast Path Read – If enabled, the Core Logic module intercepts and responds to reads to several status registers. This speeds up operations, and prevents SMI generation for reads to these registers. This process is called Status Fast Path Read. Status Fast Path Read is enabled via F3BAR0+Memory Offset 18h[4].

In Status Fast Path Read the Core Logic module responds to reads of the following addresses: 388h-38Bh, 2x0h, 2x1h, 2x2h, 2x3h, 2x8h and 2x9h.

Note that if neither sound card or FM I/O mapping is enabled, then status read trapping is not possible.

Fast Path Write – If enabled, the Core Logic module captures certain writes to several I/O locations. This feature prevents two SMIs from being asserted for write operations that are known to take two accesses (the first access is an index and the second is data). This process is called Fast Path Write. Fast Path Write is enabled in via F3BAR0+Memory Offset 18h[11].

Fast Path Write captures the data and address bit 1 (A1) of the first access, but does not generate an SMI. A1 is stored in F3BAR0+Memory Offset 14h[15]. The second access causes an SMI, and the data and address are captured as in a normal trapped I/O. In Fast Path Write, the Core Logic module responds to writes to the following addresses: 388h, 38Ah, 38Bh, 2x0h, 2x2h, and 2x8h

Table 6-38 on page 263 shows the bit formats of the second level SMI status reporting registers and the Fast Path Read/Write programming bits.




Figure 6-14. Audio SMI Tree Example

#### Core Logic Module

#### 6.2.12.4 IRQ Configuration Registers

The Core Logic module provides the ability to set and clear IRQs internally through software control. If the IRQs are configured for software control, they do not respond to external hardware. There are two registers provided for this feature:

- Internal IRQ Enable Register (F3BAR0+Memory Offset 1Ah)
- Internal IRQ Control Register (F3BAR0+Memory Offset 1Ch)

#### Internal IRQ Enable Register

The Internal IRQ Enable register configures the IRQs as internal (software) interrupts or external (hardware) interrupts. Any IRQ used as an internal software driven source must be configured as internal.

#### Internal IRQ Control Register

The Internal IRQ Control register allows individual software assertion/de-assertion of the IRQs that are enabled as internal. These bits are used as masks when attempting to write a particular IRQ bit. If the mask bit is set, it can then be asserted/de-asserted according to the value in the low-order 16 bits. Otherwise the assertion/de-assertion values of the particular IRQ can not be changed.

#### 6.2.12.5 LPC Interface

The LPC interface of the Core Logic module is based on the Intel Low Pin Count (LPC) Interface specification, revision 1.0. In addition to the requirement pins that are specified in the Intel LPC Interface specification, the Core Logic module also supports three optional pins: LDRQ#, SER-IRQ, and LPCPD#.

The following subsections briefly describe some sections of the specification. However, for full details refer to the LPC specification directly.

The goals of the LPC interface are to:

- · Enable a system without an ISA bus.
- Reduce the cost of traditional ISA bus devices.
- · Use on a motherboard only.
- Perform the same cycle types as the ISA bus: memory, I/ O, DMA, and Bus Master.
- Increase the memory space from 16 MB to 4 GB to allow BIOS sizes much greater.
- Provide synchronous design. Much of the challenge of an ISA design is meeting the different, and in some cases conflicting, ISA timings. Make the timings synchronous to a reference well known to component designers, such as PCI.
- Support software transparency: do not require special drivers or configuration for this interface. The motherboard BIOS should be able to configure all devices at boot.

- · Support desktop and mobile implementations.
- · Enable support of a variable number of wait states.
- Enable I/O memory cycle retries in SMM handler.
- Enable support of wakeup and other power state transitions.

32579B

Assumptions and functionality requirements of the LPC interface are:

- Only the following class of devices may be connected to the LPC interface:
  - SuperI/O (FDC, SP, PP, IR, KBC) I/O slave, DMA, bus master (for IR, PP).
  - Audio, including AC97 style design I/O slave, DMA, bus master.
  - Generic Memory, including BIOS Memory slave.
  - System Management Controller I/O slave, bus master.
- Interrupts are communicated with the serial interrupt (SERIRQ) protocol.
- The LPC interface does not need to support high-speed buses (such as CardBus, 1394, etc.) downstream, nor does it need to support low-latency buses such as USB.

Figure 6-15 shows a typical setup. In this setup, the LPC is connected through the Core Logic module to a PCI or host bus.




Figure 6-15. Typical Setup

# 

# 6.2.12.6 LPC Interface Signal Definitions

The LPC specification lists seven required and six optional signals for supporting the LPC interface. Many of the signals are the same signals found on the PCI interface and do not require any new pins on the host. Required signals must be implemented by both hosts and peripherals. Optional signals may or may not be present on particular hosts or peripherals.

The Core Logic module incorporates all the required LPC interface signals and two of the optional signals:

- Required LPC signals:
  - LAD[3:0] Multiplexed Command, Address and Data.
  - LFRAME# Frame: Indicates start of a new cycle, termination of broken cycle.
  - LRESET# Reset: This signal is not available. Use PCI Reset signal PCIRST# instead.
  - LCLK Clock: This signal is not available. Use PCI 33 MHz clock signal PCICLK instead.
- Core Logic module optional LPC signals:
  - LDRQ# Encoded DMA/Bus Master Request: Only needed by peripheral that need DMA or bus mastering. Peripherals may not share the LDRQ# signal.
  - SERIRQ Serialized IRQ: Only needed by peripherals that need interrupt support.
  - LPCPD# Power Down: Indicates that the peripheral should prepare for power to the LPC interface to be shut down. Optional for the host.

# 6.2.12.7 Cycle Types

Table 6-12 shows the various types of cycles that are supported by the Core Logic module.

Table 6-12.	Cycle	Types
-------------	-------	-------

Cycle Type	Supported Sizes (Bytes)
Memory Read	1
Memory Write	1
I/O Read	1
I/O Write	1
DMA Read	1 or 2
DMA Write	1 or 2
Bus Master Memory Read	1, 2, or 4
Bus Master Memory Write	1, 2, or 4

# 6.2.12.8 LPC Interface Support

The LPC interface supports all the features described in the LPC Bus Interface specification, revision 1.0, with the following exceptions:

- Only 8- or 16-bit DMA, depending on channel number. Does not support the optional larger transfer sizes.
- Only one external DRQ pin.

# 6.3 Register Descriptions

The Core Logic module is a multi-function module. Its register space can be broadly divided into three categories in which specific types of registers are located:

 Chipset Register Space (F0-F5) (Note that F4 is for Video Processor support, see Section 7.3.1 on page 333 for register descriptions): Comprised of six separate functions, each with its own register space, consisting of PCI header registers and configuration registers.

The PCI header is a 256-byte region used for configuring a PCI device or function. The first 64 bytes are the same for all PCI devices and are predefined by the PCI specification. These registers are used to configure the PCI for the device. The rest of the 256-byte region is used to configure the device or function itself.

- USB Controller Register Space (PCIUSB): Consists of the standard PCI header registers. The USB controller supports three ports and is OpenHCI compliant.
- ISA Legacy Register Space (I/O Ports): Contains all the legacy compatibility I/O ports that are internal, trapped, shadowed, or snooped.

The following subsections provide:

- A brief discussion on how to access the registers located in PCI Configuration Space.
- Core Logic module register summaries.
- · Bit formats for Core Logic module registers.

# 6.3.1 PCI Configuration Space and Access Methods

Configuration cycles are generated in the processor. All configuration registers in the Core Logic module are accessed through the PCI interface using the PCI Type One Configuration Mechanism. This mechanism uses two DWORD I/O locations at 0CF8h and 0CFCh. The first location (0CF8h) references the Configuration Address register. The second location (0CFCh) references the Configuration Data Register (CDR).

To access PCI configuration space, write the Configuration Address (0CF8h) Register with data that specifies the Core Logic module as the device on PCI being accessed, along with the configuration register offset. On the following cycle, a read or write to the Configuration Data Register (CDR) causes a PCI configuration cycle to the Core Logic module. Byte, WORD, or DWORD accesses are allowed to CDR at 0CFCh, 0CFDh, 0CFEh, or 0CFFh.

The Core Logic module has seven PCI configuration register sets, one for each function (F0-F5) and USB (PCIUSB). Base Address Registers (BARx) in F0-F5 and PCIUSB set the base addresses for additional I/O or memory mapped configuration registers for each function.

Table 6-13 shows the PCI Configuration Address Register (0CF8h) and how to access the PCI header registers.

31	30 24	23 16	15 11	10 8	7 2	1 0
Configuration Space Mapping	Reserved	Bus Number	Device Number	Function	Index	DWORD 00
1 (Enable)	000 000	0000 0000	xxxx x (Note)	ххх	XXXX XX	00 (Always)
Function 0 (F0): E	Bridge Configuration	on, GPIO and LPC	Configuration Regi	ster Space		
80	0h	0000 0000	1001 0 or 1000 0	000	Inc	lex
Function 1 (F1): S	SMI Status and AC	PI Timer Configura	tion Register Spac	e		
80	Oh	0000 0000	1001 0 or 1000 0	001	Inc	lex
Function 2 (F2): I	DE Controller Con	figuration Register	Space			
80	Oh	0000 0000	1001 0 or 1000 0	010	Inc	lex
Function 3 (F3): A	Audio Configuratio	n Register Space				
80	0h	0000 0000	1001 0 or 1000 0	Index		
Function 4 (F4): V	/ideo Processor Co	onfiguration Regis	ter Space	-		
80	0h	0000 0000	1001 0 or 1000 0	100	Inc	lex
Function 5 (F5): >	K-Bus Expansion C	onfiguration Regis	ster Space	-		
80	0h	0000 0000	1001 0 or 1000 0	101	Inc	lex
PCIUSB: USB Co	ntroller Configurat	ion Register Space	9			
80	0h	0000 0000	1001 1 or 1000 1	000	Inc	lex
			trap Override bit (F5 Ilt: IDSEL = AD28 (1		L 1/	

# Table 6-13. PCI Configuration Address Register (0CF8h)

AMD Geode™ SC1200/SC1201 Processor Data Book

### 6.3.2 Register Summary

The tables in this subsection summarize the registers of the Core Logic module. Included in the tables are the register's reset values and page references where the bit formats are found. Note: Function 4 (F4) is for Video Processor support (although accessed through the Core Logic PCI configuration registers). Refer to Section 7.3 "Register Descriptions" on page 333 for details.

# Table 6-14. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary

F0 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-29)
00h-01h	16	RO	Vendor Identification Register	100Bh	Page 190
02h-03h	16	RO	Device Identification Register	0500h	Page 190
04h-05h	16	R/W	PCI Command Register	000Fh	Page 190
06h-07h	16	R/W	PCI Status Register	0280h	Page 191
08h	8	RO	Device Revision ID Register	00h	Page 191
09h-0Bh	24	RO	PCI Class Code Register	060100h	Page 191
0Ch	8	R/W	PCI Cache Line Size Register	00h	Page 192
0Dh	8	R/W	PCI Latency Timer Register	00h	Page 192
0Eh	8	RO	PCI Header Type Register	80h	Page 192
0Fh	8	RO	PCI BIST Register	00h	Page 192
10h-13h	32	R/W	Base Address Register 0 (F0BAR0) — Sets the base address for the I/O mapped GPIO Runtime and Configuration Registers (summarized in Table 6-15).	00000001h	Page 192
14h-17h	32	R/W	Base Address Register 1 (F0BAR1) — Sets the base address for the I/O mapped LPC Configuration Registers (summarized in Table 6-16)	00000001h	Page 192
18h-2Bh			Reserved	00h	Page 192
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 192
2Eh-2Fh	16	RO	Subsystem ID	0500h	Page 192
30h-3Fh			Reserved	00h	Page 192
40h	8	R/W	PCI Function Control Register 1	39h	Page 193
41h	8	R/W	PCI Function Control Register 2	00h	Page 193
42h			Reserved	00h	Page 194
43h	8	R/W	PIT Delayed Transactions Register	02h	Page 194
44h	8	R/W	Reset Control Register	01h	Page 194
45h			Reserved	00h	Page 195
46h	8	R/W	PCI Functions Enable Register	FEh	Page 195
47h	8	R/W	Miscellaneous Enable Register	00h	Page 195
48h-4Bh			Reserved	00h	Page 195
4Ch-4Fh	32	R/W	Top of System Memory	FFFFFFFh	Page 196
50h	8	R/W	PIT Control/ISA CLK Divider	7Bh	Page 196
51h	8	R/W	ISA I/O Recovery Control Register	40h	Page 196
52h	8	R/W	ROM/AT Logic Control Register	98h	Page 197
53h	8	R/W	Alternate CPU Support Register	00h	Page 197
54h-59h			Reserved	00h	Page 198
5Ah	8	R/W	Decode Control Register 1	01h	Page 198
5Bh	8	R/W	Decode Control Register 2	20h	Page 198
5Ch	8	R/W	PCI Interrupt Steering Register 1	00h	Page 199
5Dh	8	R/W	PCI Interrupt Steering Register 2	00h	Page 199
5Eh-5Fh			Reserved	00h	Page 199
60h-63h	32	R/W	ACPI Control Register	00000000h	Page 200
64h-6Bh			Reserved	00h	Page 200

# Table 6-14. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary (Continued)

Width F0 Index (Bits) Type		Туре	Name	Reset Value	Reference (Table 6-29)
6Ch-6Fh	32	R/W	ROM Mask Register	0000FFF0h	Page 200
70h-71h	16	R/W	IOCS1# Base Address Register	0000h	Page 200
72h	8	R/W	IOCS1# Control Register	00h	Page 200
73h	8		Reserved	00h	Page 201
74h-75h	16	R/W	IOCS0 Base Address Register	0000h	Page 201
76h	8	R/W	IOCS0 Control Register	00h	Page 201
77h			Reserved	00h	Page 201
78h-7Bh	32	R/W	DOCCS Base Address Register	00000000h	Page 201
7Ch-7Fh	32	R/W	DOCCS Control Register	00000000h	Page 201
80h	8	R/W	Power Management Enable Register 1	00h	Page 202
81h	8	R/W	Power Management Enable Register 2	00h	Page 203
82h	8	R/W	Power Management Enable Register 3	00h	Page 205
83h	8	R/W	Power Management Enable Register 4	00h	Page 206
84h	8	RO	Second Level PME/SMI Status Mirror Register 1	00h	Page 207
85h	8	RO	Second Level PME/SMI Status Mirror Register 2	00h	Page 208
86h	8	RO	Second Level PME/SMI Status Mirror Register 3	00h	Page 209
87h	8	RO	Second Level PME/SMI Status Mirror Register 4	00h	Page 210
88h	8	R/W	General Purpose Timer 1 Count Register	00h	Page 210
89h	8	R/W	General Purpose Timer 1 Control Register	00h	Page 211
8Ah	8	R/W	General Purpose Timer 2 Count Register	00h	Page 212
8Bh	8	R/W	General Purpose Timer 2 Control Register	00h	Page 212
8Ch	8	R/W	IRQ Speedup Timer Count Register	00h	Page 212
8Dh	8	R/W	Video Speedup Timer Count Register	00h	Page 212
8Eh	8	R/W	VGA Timer Count Register	00h	Page 212
8Fh-92h			Reserved	00h	Page 213
93h	8	R/W	Miscellaneous Device Control Register	00h	Page 213
94h-95h	16	R/W	Suspend Modulation Register	0000h	Page 213
96h	8	R/W	Suspend Configuration Register	00h	Page 214
97h			Reserved	00h	Page 214
98h-99h	16	R/W	Hard Disk Idle Timer Count Register — Primary Channel	0000h	Page 214
9Ah-9Bh	16	R/W	Floppy Disk Idle Timer Count Register	0000h	Page 214
9Ch-9Dh		R/W		0000h	
9Eh-9Eh	16 16	R/W	Parallel / Serial Idle Timer Count Register Keyboard / Mouse Idle Timer Count Register	0000h	Page 214 Page 215
					-
A0h-A1h	16	R/W	User Defined Device 1 Idle Timer Count Register	0000h	Page 215
A2h-A3h	16	R/W	User Defined Device 2 Idle Timer Count Register	0000h	Page 215
A4h-A5h	16	R/W	User Defined Device 3 Idle Timer Count Register	0000h	Page 215
A6h-A7h	16	R/W	Video Idle Timer Count Register	0000h	Page 215
A8h-A9h	16	R/W	Video Overflow Count Register	0000h	Page 215
AAh-ABh			Reserved	00h	Page 215
ACh-ADh	16	R/W	Hard Disk Idle Timer Count Register — Secondary Channel	0000h	Page 216
AEh	8	WO	CPU Suspend Command Register	00h	Page 216
AFh	8	WO	Suspend Notebook Command Register	00h	Page 216
B0h-B3h			Reserved	00h	Page 216
B4h	8	RO	Floppy Port 3F2h Shadow Register	xxh	Page 216
B5h	8	RO	Floppy Port 3F7h Shadow Register	xxh	Page 216
B6h	8	RO	Floppy Port 1F2h Shadow Register	xxh	Page 216
B7h	8	RO	Floppy Port 1F7h Shadow Register	xxh	Page 216

AMD Geode™ SC1200/SC1201 Processor Data Book

	Width			Reset	Reference
F0 Index	(Bits)	Туре	Name	Value	(Table 6-29)
B8h	8	RO	DMA Shadow Register	xxh	Page 217
B9h	8	RO	PIC Shadow Register	xxh	Page 217
BAh	8	RO	PIT Shadow Register	xxh	Page 217
BBh	8	RO	RTC Index Shadow Register	xxh	Page 218
BCh	8	R/W	Clock Stop Control Register	00h	Page 218
BDh-BFh			Reserved	00h	Page 218
C0h-C3h	32	R/W	User Defined Device 1 Base Address Register	0000000h	Page 218
C4h-C7h	32	R/W	User Defined Device 2 Base Address Register	0000000h	Page 218
C8h-CBh	32	R/W	User Defined Device 3 Base Address Register	0000000h	Page 218
CCh	8	R/W	User Defined Device 1 Control Register	00h	Page 219
CDh	8	R/W	User Defined Device 2 Control Register	00h	Page 219
CEh	8	R/W	User Defined Device 3 Control Register	00h	Page 219
CFh			Reserved	00h	Page 219
D0h	8	WO	Software SMI Register	00h	Page 219
D1h-EBh	16		Reserved	00h	Page 219
ECh	8	R/W	Timer Test Register	00h	Page 220
EDh-F3h			Reserved	00h	Page 220
F4h	8	RC	Second Level PME/SMI Status Register 1	00h	Page 220
F5h	8	RC	Second Level PME/SMI Status Register 2	00h	Page 220
F6h	8	RC	Second Level PME/SMI Status Register 3	00h	Page 221
F7h	8	RC	Second Level PME/SMI Status Register 4	00h	Page 222
F8h-FFh			Reserved	00h	Page 223

# Table 6-14. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary (Continued)

F0BAR0+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-30)
00h-03h	32	R/W	GPDO0 — GPIO Data Out 0 Register	FFFFFFFh	Page 224
04h-07h	32	RO	GPDI0 — GPIO Data In 0 Register	FFFFFFFh	Page 224
08h-0Bh	32	R/W	GPIEN0 — GPIO Interrupt Enable 0 Register	00000000h	Page 224
0Ch-0Fh	32	R/W1C	GPST0 — GPIO Status 0 Register	00000000h	Page 224
10h-13h	32	R/W	GPDO1 — GPIO Data Out 1 Register	FFFFFFFh	Page 225
14h-17h	32	RO	GPDI1 — GPIO Data In 1 Register	FFFFFFFh	Page 225
18h-1Bh	32	R/W	GPIEN1 — GPIO Interrupt Enable 1 Register	00000000h	Page 225
1Ch-1Fh	32	R/W1C	GPST1 — GPIO Status 1 Register	00000000h	Page 225
20h-23h	32	R/W	GPIO Signal Configuration Select Register	00000000h	Page 225
24h-27h	32	R/W	GPIO Signal Configuration Access Register	00000044h	Page 226
28h-2Bh	32	R/W	GPIO Reset Control Register	00000000h	Page 227

Table C 1C		ut De aletere	C
Table 6-16.	F0BAR1: LPC Support	rt Registers	Summary

F0BAR1+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-31)
00h-03h	32	R/W	SERIRQ_SRC — Serial IRQ Source Register	00000000h	Page 228
04h-07h	32	R/W	SERIRQ_LVL — Serial IRQ Level Control Register	00000000h	Page 229
08h-0Bh	32	R/W	SERIRQ_CNT — Serial IRQ Control Register	00000000h	Page 231
0Ch-0Fh	32	R/W	DRQ_SRC — DRQ Source Register	00000000h	Page 231
10h-13h	32	R/W	LAD_EN — LPC Address Enable Register	00000000h	Page 232
14h-17h	32	R/W	LAD_D0 — LPC Address Decode 0 Register	00080020h	Page 233
18h-1Bh	32	R/W	LAD_D1 — LPC Address Decode 1 Register	00000000h	Page 234
1Ch-1Fh	32	R/W	LPC_ERR_SMI — LPC Error SMI Register	00000080h	Page 234
20h-23h	32	RO	LPC_ERR_ADD — LPC Error Address Register	00000000h	Page 235

Reference

(Table 6-32)

Page 236

Reset

Value

100Bh

Table 6-17. F1: PCI Header Registers for SMI Status and AC								
F1 Index	Width (Bits)	Туре	Name					
00h-01h	16	RO	Vendor Identification Register					
02h-03h	16	RO	Device Identification Register					
04h-05h	16	R/W	PCI Command Register					
06h-07h	16	RO	PCI Status Register					
006	0		Device Devicion ID Decister					

CPI Support Summary

02h-03h	16	RO	Device Identification Register	0501h	Page 236
04h-05h	16	R/W	PCI Command Register	0000h	Page 236
06h-07h	16	RO	PCI Status Register	0280h	Page 236
08h	8	RO	Device Revision ID Register	00h	Page 236
09h-0Bh	24	RO	PCI Class Code Register	068000h	Page 236
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 236
0Dh	8	RO	PCI Latency Timer Register	00h	Page 236
0Eh	8	RO	PCI Header Type Register	00h	Page 236
0Fh	8	RO	PCI BIST Register	00h	Page 236
10h-13h	32	R/W	Base Address Register 0 (F1BAR0) — Sets the base address for the I/O mapped SMI Status Registers (summarized in Table 6-18).	00000001h	Page 236
14h-2Bh			Reserved	00h	Page 236
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 236
2Eh-2Fh	16	RO	Subsystem ID	0501h	Page 236
30h-3Fh			Reserved	00h	Page 236
40h-43h	32	R/W	Base Address Register 1 (F1BAR1) — Sets the base address for the I/O mapped ACPI Support Registers (summarized in Table 6- 19)	00000001h	Page 236
44h-FFh			Reserved	00h	Page 236

# Table 6-18. F1BAR0: SMI Status Registers Summary

F1BAR0+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-33)	
00h-01h	16	RO	Top Level PME/SMI Status Mirror Register	0000h	Page 237	
02h-03h	16	RO/RC	Top Level PME/SMI Status Register	0000h	Page 238	
04h-05h	16	RO	Second Level General Traps & Timers PME/SMI Status Mirror Register	0000h	Page 240	
06h-07h	16	RC	Second Level General Traps & Timers PME/SMI Status Register	0000h	Page 241	
08h-09h	16	Read to Enable	SMI Speedup Disable Register	0000h	Page 242	
0Ah-1Bh			Reserved	00h	Page 242	
1Ch-1Fh	32	RO	ACPI Timer Register	xxxxxxxh	Page 242	
20h-21h	16	RO	Second Level ACPI PME/SMI Status Mirror Register	0000h	Page 242	
22h-23h	16	RC	Second Level ACPI PME/SMI Status Register	0000h	Page 243	
24h-27h	32	R/W	External SMI Register	00000000h	Page 243	
28h-4Fh			Not Used	00h	Page 246	
50h-FFh			The I/O mapped registers located here (F1BAR0+I/O Offset 50h-FFh) are also accessible at F0 Index 50h-FFh. The preferred method is to program these registers through the F0 register space.			

F1BAR1+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-34)
00h-03h	32	R/W	P_CNT — Processor Control Register	0000000h	Page 247
04h	8	RO	Reserved, do not read	00h	Page 247
05h	8	RO	P_LVL3 — Enter C3 Power State Register	xxh	Page 247
06h	8	R/W	SMI_CMD — OS/BIOS Requests Register	00h	Page 247
07h	8	R/W	ACPI_FUN_CNT — ACPI Function Control Register	00h	Page 247
08h-09h	16	R/W	PM1A_STS — PM1A Status Register	0000h	Page 248
0Ah-0Bh	16	R/W	PM1A_EN — PM1A Enable Register	0000h	Page 249
0Ch-0Dh	16	R/W	PM1A_CNT — PM1A Control Register	0000h	Page 249
0Eh	8	R/W	ACPI_BIOS_STS Register	00h	Page 250
0Fh	8	R/W	ACPI_BIOS_EN Register	00h	Page 250
10h-11h	16	R/W	GPE0_STS — General Purpose Event 0 Status Register	xxxxh	Page 251
12h-13h	16	R/W	GPE0_EN — General Purpose Event 0 Enable Register	0000h	Page 252
14h	8	R/W	GPWIO Control Register 1	00h	Page 253
15h	8	R/W	GPWIO Control Register 2	00h	Page 253
16h	8	R/W	GPWIO Data Register	00h	Page 254
17h			Reserved	00h	Page 254
18h-1Bh	32	R/W	ACPI SCI_ROUTING Register	00000F00h	Page 255
1Ch-1Fh	32	RO	PM_TMR — ACPI Timer Register	xxxxxxxh	Page 255
20h	8	R/W	PM2_CNT — PM2 Control Register	00h	Page 255
21h-FFh			Not Used	00h	Page 255

Table 6-19. F1BAR1: ACPI Support Registers Summary

F2 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-35)
00h-01h	16	RO	Vendor Identification Register	100Bh	Page 256
02h-03h	16	RO	Device Identification Register	0502h	Page 256
04h-05h	16	R/W	PCI Command Register	0000h	Page 256
06h-07h	16	RO	PCI Status Register	0280h	Page 256
08h	8	RO	Device Revision ID Register	01h	Page 256
09h-0Bh	24	RO	PCI Class Code Register	010180h	Page 256
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 256
0Dh	8	RO	PCI Latency Timer Register	00h	Page 256
0Eh	8	RO	PCI Header Type Register	00h	Page 256
0Fh	8	RO	PCI BIST Register	00h	Page 256
10h-13h	32	RO	Base Address Register 0 (F2BAR0) — Reserved for possible future use by the Core Logic module.	00000000h	Page 256
14h-17h	32	RO	Base Address Register 1 (F2BAR1) — Reserved for possible future use by the Core Logic module.	00000000h	Page 256
18h-1Bh	32	RO	Base Address Register 2 (F2BAR2) — Reserved for possible future use by the Core Logic module.	00000000h	Page 256
1Ch-1Fh	32	RO	Base Address Register 3 (F2BAR3) — Reserved for possible future use by the Core Logic module.	00000000h	Page 256
20h-23h	32	R/W	Base Address Register 4 (F2BAR4) — Sets the base address for the I/O mapped Bus Master IDE Registers (summarized in Table 6-21)	00000001h	Page 256
24h-2Bh			Reserved	00h	Page 256
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 256
2Eh-2Fh	16	RO	Subsystem ID	0502h	Page 256
30h-3Fh			Reserved	00h	Page 257
40h-43h	32	R/W	Channel 0 Drive 0 PIO Register	00009172h	Page 257
44h-47h	32	R/W	Channel 0 Drive 0 DMA Control Register	00077771h	Page 258
48h-4Bh	32	R/W	Channel 0 Drive 1 PIO Register	00009172h	Page 259
4Ch-4Fh	32	R/W	Channel 0 Drive 1 DMA Control Register	00077771h	Page 259
50h-53h	32	R/W	Channel 1 Drive 0 PIO Register	00009172h	Page 259
54h-57h	32	R/W	Channel 1 Drive 0 DMA Control Register	00077771h	Page 259
58h-5Bh	32	R/W	Channel 1 Drive 1 PIO Register	00009172h	Page 259
5Ch-5Fh	32	R/W	Channel 1 Drive 1 DMA Control Register	00077771h	Page 259
60h-FFh			Reserved	00h	Page 259

Table 6-20. F2: PCI Header Registers for IDE Controller Support Summary

F2BAR4+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-36)
00h	8	R/W	IDE Bus Master 0 Command Register — Primary	00h	Page 260
01h			Not Used		Page 260
02h	8	R/W	IDE Bus Master 0 Status Register — Primary	00h	Page 260
03h			Not Used		Page 260
04h-07h	32	R/W	IDE Bus Master 0 PRD Table Address — Primary	00000000h	Page 260
08h	8	R/W	IDE Bus Master 1 Command Register — Secondary	00h	Page 261
09h			Not Used		Page 261
0Ah	8	R/W	IDE Bus Master 1 Status Register — Secondary	00h	Page 261
0Bh			Not Used		Page 261
0Ch-0Fh	32	R/W	IDE Bus Master 1 PRD Table Address — Secondary	00000000h	Page 261

# Table 6-21. F2BAR4: IDE Controller Support Registers Summary

Table 6-22. F3: PCI Header Registers for Audio Support Summary

F3 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-37)
00h-01h	16	RO	Vendor Identification Register	100Bh	Page 262
02h-03h	16	RO	Device Identification Register	0503h	Page 262
04h-05h	16	R/W	PCI Command Register	0000h	Page 262
06h-07h	16	RO	PCI Status Register	0280h	Page 262
08h	8	RO	Device Revision ID Register	00h	Page 262
09h-0Bh	24	RO	PCI Class Code Register	040100h	Page 262
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 262
0Dh	8	RO	PCI Latency Timer Register	00h	Page 262
0Eh	8	RO	PCI Header Type Register	00h	Page 262
0Fh	8	RO	PCI BIST Register	00h	Page 262
10h-13h	32	R/W	Base Address Register 0 (F3BAR0) — Sets the base address for the memory mapped VSA audio interface control register block (summarized in Table 6-23).	00000000h	Page 262
14h-2Bh			Reserved	00h	Page 262
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 262
2Eh-2Fh	16	RO	Subsystem ID	0503h	Page 262
30h-FFh			Reserved	00h	Page 262

F3BAR0+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-38)
00h-03h	32	R/W	Codec GPIO Status Register	0000000h	Page 263
04h-07h	32	R/W	Codec GPIO Control Register	0000000h	Page 263
08h-0Bh	32	R/W	Codec Status Register	0000000h	Page 263
0Ch-0Fh	32	R/W	Codec Command Register	0000000h	Page 264
10h-11h	16	RC	Second Level Audio SMI Status Register	0000h	Page 264
12h-13h	16	RO	Second Level Audio SMI Status Mirror Register	0000h	Page 265
14h-17h	32	RO	I/O Trap SMI and Fast Write Status Register	0000000h	Page 266
18h-19h	16	R/W	I/O Trap SMI Enable Register	0000h	Page 267
1Ah-1Bh	16	R/W	Internal IRQ Enable Register	0000h	Page 268
1Ch-1Fh	32	R/W	Internal IRQ Control Register	0000000h	Page 269
20h	8	R/W	Audio Bus Master 0 Command Register	00h	Page 271
21h	8	RC	Audio Bus Master 0 SMI Status Register	00h	Page 271
22h-23h			Not Used		Page 271
24h-27h	32	R/W	Audio Bus Master 0 PRD Table Address	0000000h	Page 271
28h	8	R/W	Audio Bus Master 1 Command Register	00h	Page 272
29h	8	RC	Audio Bus Master 1 SMI Status Register	00h	Page 272
2Ah-2Bh			Not Used		Page 272
2Ch-2Fh	32	R/W	Audio Bus Master 1 PRD Table Address	0000000h	Page 272
30h	8	R/W	Audio Bus Master 2 Command Register	00h	Page 273
31h	8	RC	Audio Bus Master 2 SMI Status Register	00h	Page 273
32h-33h			Not Used	00h	Page 273
34h-37h	32	R/W	Audio Bus Master 2 PRD Table Address	0000000h	Page 273
38h	8	R/W	Audio Bus Master 3 Command Register	00h	Page 274
39h	8	RC	Audio Bus Master 3 SMI Status Register	00h	Page 274
3Ah-3Bh			Not Used		Page 274
3Ch-3Fh	32	R/W	Audio Bus Master 3 PRD Table Address	0000000h	Page 274
40h	8	R/W	Audio Bus Master 4 Command Register	00h	Page 275
41h	8	RC	Audio Bus Master 4 SMI Status Register	00h	Page 275
42h-43h			Not Used		Page 275
44h-47h	32	R/W	Audio Bus Master 4 PRD Table Address	0000000h	Page 275
48h	8	R/W	Audio Bus Master 5 Command Register	00h	Page 276
49h	8	RC	Audio Bus Master 5 SMI Status Register	00h	Page 276
4Ah-4Bh			Not Used		Page 276
4Ch-4Fh	32	R/W	Audio Bus Master 5 PRD Table Address	00000000h	Page 276

Table 6-23.	F3BAR0: Audio Support Registers Summary
	i obrano oupport noglotoro ouminary

F5 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-39)
00h-01h	16	RO	Vendor Identification Register	100Bh	Page 277
02h-03h	16	RO	Device Identification Register	0505h	Page 277
04h-05h	16	R/W	PCI Command Register	0000h	Page 277
06h-07h	16	RO	PCI Status Register	0280h	Page 277
08h	8	RO	Device Revision ID Register	00h	Page 277
09h-0Bh	24	RO	PCI Class Code Register	068000h	Page 277
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 277
0Dh	8	RO	PCI Latency Timer Register	00h	Page 277
0Eh	8	RO	PCI Header Type Register	00h	Page 277
0Fh	8	RO	PCI BIST Register	00h	Page 277
10h-13h	32	R/W	Base Address Register 0 (F5BAR0) — Sets the base address for the X-Bus Expansion support registers (summarized in Table 6-25.)	00000000h	Page 277
14h-17h	32	R/W	Base Address Register 1 (F5BAR1) — Reserved for possible future use by the Core Logic module.	00000000h	Page 277
18h-1Bh	32	R/W	Base Address Register 2 (F5BAR2) — Reserved for possible future use by the Core Logic module.	00000000h	Page 277
1Ch-1Fh	32	R/W	Base Address Register 3 (F5BAR3) — Reserved for possible future use by the Core Logic module.	00000000h	Page 278
20h-23h	32	R/W	Base Address Register 4 (F5BAR4) — Reserved for possible future use by the Core Logic module.	00000000h	Page 278
24h-27h	32	R/W	Base Address Register 5 (F5BAR5) — Reserved for possible future use by the Core Logic module.	00000000h	Page 278
28h-2Bh			Reserved	00h	Page 278
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 278
2Eh-2Fh	16	RO	Subsystem ID	0505h	Page 278
30h-3Fh			Reserved	00h	Page 278
40h-43h	32	R/W	F5BAR0 Base Address Register Mask	FFFFFFC1h	Page 278
44h-47h	32	R/W	F5BAR1 Base Address Register Mask	00000000h	Page 279
48h-4Bh	32	R/W	F5BAR2 Base Address Register Mask	00000000h	Page 279
4Ch-4Fh	32	R/W	F5BAR3 Base Address Register Mask	00000000h	Page 279
50h-53h	32	R/W	F5BAR4 Base Address Register Mask	00000000h	Page 279
54h-57h	32	R/W	F5BAR5 Base Address Register Mask	00000000h	Page 279
58h	8	R/W	F5BARx Initialized Register	00h	Page 279
59h-FFh			Reserved	xxh	Page 279
60h-63h	32	R/W	Scratchpad for Chip Number	00000000h	Page 279
64h-67h	32	R/W	Scratchpad for Configuration Block Address	00000000h	Page 280
68h-FFh			Reserved		Page 280

# Table 6-24. F5: PCI Header Registers for X-Bus Expansion Support Summary

Table 6-25. F5BAR0: I/O Control Support Registers Summary	Table 6-25.	F5BAR0: I/O Control Support Registers Summary
---	-------------	---

F5BAR0+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-40)
00h-03h	32	R/W	I/O Control Register 1	010C0007h	Page 281
04h-07h	32	R/W	I/O Control Register 2	00000002h	Page 281
08h-0Bh	32	R/W	I/O Control Register 3	00009000h	Page 282

PCIUSB Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-41)
00h-01h	16	RO	Vendor Identification	0E11h	Page 283
02h-03h	16	RO	Device Identification	A0F8h	Page 283
04h-05h	16	R/W	Command Register	00h	Page 283
06h-07h	16	R/W	Status Register	0280h	Page 284
08h	8	RO	Device Revision ID	08h	Page 284
09h-0Bh	24	RO	Class Code	0C0310h	Page 284
0Ch	8	R/W	Cache Line Size	00h	Page 284
0Dh	8	R/W	Latency Timer	00h	Page 284
0Eh	8	RO	Header Type	00h	Page 284
0Fh	8	RO	BIST Register	00h	Page 284
10h-13h	32	R/W	Base Address 0	00000000h	Page 284
14h-2Bh			Reserved	00h	Page 285
2Ch-2Dh	16	RO	Subsystem Vendor ID	0E11h	Page 285
2Eh-2Fh	16	RO	Subsystem ID	A0F8h	Page 285
30h-3Bh			Reserved	00h	Page 285
3Ch	8	R/W	Interrupt Line Register	00h	Page 285
3Dh	8	R/W	Interrupt Pin Register	01h	Page 285
3Eh	8	RO	Min. Grant Register	00h	Page 285
3Fh	8	RO	Max. Latency Register	50h	Page 285
40h-43h	32	R/W	ASIC Test Mode Enable Register	000F0000h	Page 285
44h	8	R/W	ASIC Operational Mode Enable	00h	Page 285
45h-FFh			Reserved	00h	Page 285

# Table 6-26. PCIUSB: USB PCI Configuration Register Summary

USB_BAR0 +Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 6-42)
00h-03h	32	R/W	HcRevision	00000110h	Page 285
04h-07h	32	R/W	HcControl	0000000h	Page 285
08h-0Bh	32	R/W	HcCommandStatus	0000000h	Page 286
0Ch-0Fh	32	R/W	HcInterruptStatus	0000000h	Page 286
10h-13h	32	R/W	HcInterruptEnable	0000000h	Page 287
14h-17h	32	R/W	HcInterruptDisable	0000000h	Page 287
18h-1Bh	32	R/W	HcHCCA	0000000h	Page 288
1Ch-1Fh	32	R/W	HcPeriodCurrentED	0000000h	Page 288
20h-23h	32	R/W	HcControlHeadED	0000000h	Page 288
24h-27h	32	R/W	HcControlCurrentED	0000000h	Page 288
28h-2Bh	32	R/W	HcBulkHeadED	0000000h	Page 288
2Ch-2Fh	32	R/W	HcBulkCurrentED	0000000h	Page 288
30h-33h	32	R/W	HcDoneHead	0000000h	Page 288
34h-37h	32	R/W	HcFmInterval	00002EDFh	Page 288
38h-3Bh	32	RO	HcFrameRemaining	0000000h	Page 289
3Ch-3Fh	32	RO	HcFmNumber	0000000h	Page 289
40h-43h	32	R/W	HcPeriodicStart	0000000h	Page 289
44h-47h	32	R/W	HcLSThreshold	00000628h	Page 289
48h-4Bh	32	R/W	HcRhDescriptorA	0100003h	Page 289
4Ch-4Fh	32	R/W	HcRhDescriptorB	0000000h	Page 290
50h-53h	32	R/W	HcRhStatus	0000000h	Page 290
54h-57h	32	R/W	HcRhPortStatus[1]	0000000h	Page 291
58h-5Bh	32	R/W	HcRhPortStatus[2]	0000000h	Page 292
5Ch-5Fh	32	R/W	HcRhPortStatus[3]	0000000h	Page 293
60h-9Fh			Reserved	xxxxxxxh	Page 294
100h-103h	32	R/W	HceControl	0000000h	Page 295
104h-107h	32	R/W	HceInput	000000xxh	Page 295
108h-10Dh	32	R/W	HceOutput	000000xxh	Page 295
10Ch-10Fh	32	R/W	HceStatus	0000000h	Page 295

Table 6-27. USB\_BAR: USB Controller Registers Summary

32579B

I/O Port	Туре	Name	Reference
DMA Channel	Control Regis	ters (Table 6-43)	
000h	R/W	DMA Channel 0 Address Register	Page 296
001h	R/W	DMA Channel 0 Transfer Count Register	Page 296
002h	R/W	DMA Channel 1 Address Register	Page 296
003h	R/W	DMA Channel 1 Transfer Count Register	Page 296
004h	R/W	DMA Channel 2 Address Register	Page 296
005h	R/W	DMA Channel 2 Transfer Count Register	Page 296
006h	R/W	DMA Channel 3 Address Register	Page 296
007h	R/W	DMA Channel 3 Transfer Count Register	Page 296
008h	Read	DMA Status Register, Channels 3:0	Page 296
	Write	DMA Command Register, Channels 3:0	Page 297
009h	WO	Software DMA Request Register, Channels 3:0	Page 297
00Ah	W	DMA Channel Mask Register, Channels 3:0	Page 297
00Bh	WO	DMA Channel Mode Register, Channels 3:0	Page 298
00Ch	WO	DMA Clear Byte Pointer Command, Channels 3:0	Page 298
00Dh	WO	DMA Master Clear Command, Channels 3:0	Page 298
00Eh	WO	DMA Clear Mask Register Command, Channels 3:0	Page 298
00Fh	WO	DMA Write Mask Register Command, Channels 3:0	Page 298
0C0h	R/W	DMA Channel 4 Address Register (Not used)	Page 298
0C2h	R/W	DMA Channel 4 Transfer Count Register (Not Used)	Page 298
0C4h	R/W	DMA Channel 5 Address Register	Page 298
0C6h	R/W	DMA Channel 5 Transfer Count Register	Page 298
0C8h	R/W	DMA Channel 6 Address Register	Page 298
0CAh	R/W	DMA Channel 6 Transfer Count Register	Page 298
0CCh	R/W	DMA Channel 7 Address Register	Page 298
0CEh	R/W	DMA Channel 7 Transfer Count Register	Page 298
0D0h	Read	DMA Status Register, Channels 7:4	Page 299
	Write	DMA Command Register, Channels 7:4	Page 299
0D2h	WO	Software DMA Request Register, Channels 7:4	Page 300
0D4h	W	DMA Channel Mask Register, Channels 7:4	Page 300
0D6h	WO	DMA Channel Mode Register, Channels 7:4	Page 300
0D8h	WO	DMA Clear Byte Pointer Command, Channels 7:4	Page 300
0DAh	WO	DMA Master Clear Command, Channels 7:4	Page 300
0DCh	WO	DMA Clear Mask Register Command, Channels 7:4	Page 300
0DEh	WO	DMA Write Mask Register Command, Channels 7:4	Page 301
DMA Page Reg	gisters (Table	6-44)	
081h	R/W	DMA Channel 2 Low Page Register	Page 301
082h	R/W	DMA Channel 3 Low Page Register	Page 301
083h	R/W	DMA Channel 1 Low Page Register	Page 301
087h	R/W	DMA Channel 0 Low Page Register	Page 301
089h	R/W	DMA Channel 6 Low Page Register	Page 301
08Ah	R/W	DMA Channel 7 Low Page Register	Page 301
08Bh	R/W	DMA Channel 5 Low Page Register	Page 301
08Fh	R/W	Sub-ISA Refresh Low Page Register	Page 301
481h	R/W	DMA Channel 2 High Page Register	Page 301
482h	R/W	DMA Channel 3 High Page Register	Page 301
483h	R/W	DMA Channel 1 High Page Register	Page 301

Table 6-28.	ISA Legacy I/O Register Summary
-------------	---------------------------------

AMD	П
-----	---

I/O Port	Туре	Name	Reference
487h	R/W	DMA Channel 0 High Page Register	Page 301
489h	R/W	DMA Channel 6 High Page Register	Page 301
48Ah	R/W	DMA Channel 7 High Page Register	Page 301
48Bh	R/W	DMA Channel 5 High Page Register	Page 301
Programmable	Interval Time	r Registers (Table 6-45)	
040h	W	PIT Timer 0 Counter	Page 302
	R	PIT Timer 0 Status	Page 302
041h	W	PIT Timer 1 Counter (Refresh)	Page 302
	R	PIT Timer 1 Status (Refresh)	Page 302
042h	W	PIT Timer 2 Counter (Speaker)	Page 303
	R	PIT Timer 2 Status (Speaker)	Page 303
043h	R/W	PIT Mode Control Word Register	Page 303
		Read Status Command	
		Counter Latch Command	
Programmable	Interrupt Cor	ntroller Registers (Table 6-46)	
020h / 0A0h	WO	Master / Slave PCI ICW1	Page 304
021h / 0A1h	WO	Master / Slave PIC ICW2	Page 304
021h / 0A1h	WO	Master / Slave PIC ICW3	Page 304
021h / 0A1h	WO	Master / Slave PIC ICW4	Page 304
021h / 0A1h	R/W	Master / Slave PIC OCW1	Page 304
020h / 0A0h	WO	Master / Slave PIC OCW2	Page 305
020h / 0A0h	WO	Master / Slave PIC OCW3	Page 305
020h / 0A0h	RO	Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands	Page 305
Keyboard Cont	roller Registe	ers (Table 6-47)	
060h	R/W	External Keyboard Controller Data Register	Page 307
061h	R/W	Port B Control Register	Page 307
062h	R/W	External Keyboard Controller Mailbox Register	Page 307
064h	R/W	External Keyboard Controller Command Register	Page 307
066h	R/W	External Keyboard Controller Mailbox Register	Page 307
092h	R/W	Port A Control Register	Page 307
Real-Time Cloc	k Registers (	Table 6-48)	
070h	WO	RTC Address Register	Page 308
071h	R/W	RTC Data Register	Page 308
072h	WO	RTC Extended Address Register	Page 308
073h	R/W	RTC Extended Data Register	Page 308
Miscellaneous	Registers (Ta	ble 6-49)	
0F0h, 0F1h	WO	Coprocessor Error Register	Page 308
170h-177h/ 376h-377h	R/W	Secondary IDE Registers	Page 308
1F0-1F7h/ 3F6h-3F7h	R/W	Primary IDE Registers	Page 308
4D0h	R/W	Interrupt Edge/Level Select Register 1	Page 308
4D1h	R/W	Interrupt Edge/Level Select Register 2	Page 309

# Table 6-28. ISA Legacy I/O Register Summary (Continued)

# 6.4 Chipset Register Space

The Chipset Register Space of the Core Logic module is comprised of six separate functions (F0-F5), each with its own register space. Base Address Registers (BARs) in each PCI header register space set the base address for the configuration registers for each respective function. The configuration registers accessed through BARs are I/O or memory mapped. The PCI header registers in all functions are very similar.

- 1) Function 0 (F0): PCI Header/Bridge Configuration Registers for GPIO, and LPC Support (see Section 6.4.1).
- 2) Function 1 (F1): PCI Header Registers for SMI Status and ACPI Support (see Section 6.4.2 on page 236).
- Function 2 (F2): PCI Header/Channel 0 and 1 Configuration Registers for IDE Controller Support (see Section 6.4.3 on page 256).
- 4) Function 3 (F3): PCI Header Registers for Audio Support (see Section 6.4.4 on page 262).
- 5) Function 4 (F4): PCI Header Registers Video Processor Support (see Section 7.3 on page 333).
- 6) Function 5 (F5): PCI Header Registers for X-Bus Expansion Support (see Section 6.4.5 on page 277).

Function 5 contains six BARs in their standard PCI header locations (i.e., Index 10h, 14h, 18h, 1Ch, 20h, and 24h). In addition there are six mask registers that allow the six BARs to be fully programmable from 4 GB to 16 bytes for memory and from 4 GB to 4 bytes for I/O

#### **General Remarks:**

- Reserved bits that are defined as "must be set to 0 or 1" should be written with that value.
- Reserved bits that are not defined as "must be set to 0 or 1" should be written with a value that is read from them.
- "Read to Clear" registers that are wider than one byte should be read in one read operation. If they are read a byte at a time, status bits may be lost, or not cleared.

### 6.4.1 Bridge, GPIO, and LPC Registers -Function 0

The register space designated as Function 0 (F0) is used to configure Bridge features and functionality unique to the Core Logic module. In addition, it configures the PCI portion of support hardware for the GPIO and LPC support registers. The bit formats for the PCI Header and Bridge Configuration registers are given in Table 6-29.

**Note:** The registers at F0 Index 50h-FFh can also be accessed at F1BAR0+I/O Offset 50h-FFh. However, the preferred method is to program these registers through the F0 register space.

Located in the PCI Header registers of F0, are two Base Address Registers (F0BARx) used for pointing to the register spaces designated for GPIO and LPC configuration (described in Section 6.4.1.1 "GPIO Support Registers" on page 224 and Section 6.4.1.2 "LPC Support Registers" on page 228).

Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC	Support

Bit	Description	
Index 00h	-01h Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h	-03h Device Identification Register (RO)	Reset Value: 0500h
Index 04h	-05h PCI Command Register (R/W)	Reset Value: 000Fh
15:10	Reserved. Must be set to 0.	
9	Fast Back-to-Back Enable. This function is not supported when the Core Logic module is a master. It must always be abled (i.e., must be set to 0).	
8	SERR#. Allow SERR# assertion on detection of special errors.	
	0: Disable. (Default)	
	1: Enable.	
7	Wait Cycle Control. (Read Only) This function is not supported in the Core Logic module. It is always disabled (always reads 0, hardwired).	
6	<b>Parity Error.</b> Allow the Core Logic module to check for parity errors on PCI cycles for whi PERR# when a parity error is detected.	ich it is a target and to assert
	0: Disable. (Default)	
	1: Enable.	
5	VGA Palette Snoop Enable. (Read Only) This function is not supported in the Core Logic module. It is always disabled (always reads 0, hardwired).	

Bit	Description		
4	<b>Memory Write and Invalidate.</b> Allow the Core Logic module to do memory write and invalidate Line register (F0 Index 0Ch) is set to 32 bytes (08h).	cycles, if the PCI Cache	
	0: Disable. (Default)		
	1: Enable.		
3	Special Cycles. Allow the Core Logic module to respond to special cycles.		
	0: Disable.		
	1: Enable. (Default)		
	This bit must be enabled to allow an SMI to be generated from a CPU Shutdown cycle.		
2	Bus Master. Allow the Core Logic module bus mastering capabilities.		
	0: Disable.		
	1: Enable. (Default)		
	This bit must be set to 1.		
1	Memory Space. Allow the Core Logic module to respond to memory cycles from the PCI bus.		
	0: Disable.		
	1: Enable. (Default)		
0	I/O Space. Allow the Core Logic module to respond to I/O cycles from the PCI bus:		
	0: Disable.		
	1: Enable. (Default)		
	This bit must be set to 1 to access I/O offsets through F0BAR0 and F0BAR1 (see F0 Index 10h $$	and 14h).	
Index 06h-	07h PCI Status Register (R/W)	Reset Value: 0280h	
15	Detected Parity Error. This bit is set whenever a parity error is detected. Write 1 to clear.		
14	Signaled System Error. This bit is set whenever the Core Logic module asserts SERR# active.	Write 1 to clear.	
13	<b>Received Master Abort.</b> This bit is set whenever a master abort cycle occurs. A master abort occurs when a PCI cycle is not claimed, except for special cycles. Write 1 to clear.		
12	<b>Received Target Abort.</b> This bit is set whenever a target abort is received while the Core Logic module is the master for the PCI cycle. Write 1 to clear.		
11		Signaled Target Abort. This bit is set whenever the Core Logic module signals a target abort. This occurs when an address parity error occurs for an address that hits in the active address decode space of the Core Logic module. Write 1 to clear.	
10:9	DEVOEL # Timber (Devolution Three bits and share of the Original testing of the State of the Sta	module. While I to clear.	
	<b>DEVSEL# Timing. (Read Only)</b> These bits are always 01, as the Core Logic module always res is an active target with medium DEVSEL# timing.		
	is an active target with medium DEVSEL# timing.		
	is an active target with medium DEVSEL# timing. 00: Fast		
	is an active target with medium DEVSEL# timing. 00: Fast 01: Medium		
8	is an active target with medium DEVSEL# timing. 00: Fast 01: Medium 10: Slow		
8	is an active target with medium DEVSEL# timing. 00: Fast 01: Medium 10: Slow 11: Reserved.		
8	is an active target with medium DEVSEL# timing. 00: Fast 01: Medium 10: Slow 11: Reserved. Data Parity Detected. This bit is set when:	ponds to cycles for which it	
8	is an active target with medium DEVSEL# timing. 00: Fast 01: Medium 10: Slow 11: Reserved. Data Parity Detected. This bit is set when: 1) The Core Logic module asserts PERR# or observed PERR# asserted.	ponds to cycles for which it	
8	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	
	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is Write 1 to clear.</li> <li>Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to accept</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	
	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is Write 1 to clear.</li> <li>Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to acceptions.</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	
-	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is Write 1 to clear.</li> <li>Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to acceptions.</li> <li>0: Disable.</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	
	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is Write 1 to clear.</li> <li>Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to acceptions.</li> <li>0: Disable.</li> <li>1: Enable.</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	
7	<ul> <li>is an active target with medium DEVSEL# timing.</li> <li>00: Fast</li> <li>01: Medium</li> <li>10: Slow</li> <li>11: Reserved.</li> <li>Data Parity Detected. This bit is set when:</li> <li>1) The Core Logic module asserts PERR# or observed PERR# asserted.</li> <li>2) The Core Logic module is the master for the cycle in which the PERR# occurred, and PE is Write 1 to clear.</li> <li>Fast Back-to-Back Capable. (Read Only) Enables the Core Logic module, as a target, to acceptions.</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>This bit is always set to 1.</li> </ul>	ponds to cycles for which it s set (F0 Index 04h[6] = 1).	

Bit	Description	
Index 0Ch	PCI Cache Line Size Register (R/W)	Reset Value: 00h
7:0	PCI Cache Line Size Register. This register sets the size of the PCI cache line, in increm write and invalidate cycles, the PCI cache line size must be set to 32 bytes (08h) and the I (F0 Index 04h[4]) must be set to 1.	, , ,
Index 0Dh	PCI Latency Timer Register (R/W)	Reset Value: 00h
7:4	Reserved. Must be set to 0.	
3:0	<b>PCI Latency Timer Value.</b> The PCI Latency Timer register prevents system lockup when cycle that the Core Logic module masters.	a slave does not respond to a
	If the value is set to 00h (default), the timer is disabled.	
	If the timer is written with any other value, bits [3:0] become the four most significant bits in slave response.	a timer that counts PCI clocks for
	The timer is reset on each valid data transfer. If the counter expires before the next assertion Logic module stops the transaction with a master abort and asserts SERR#, if enabled to	
Index 0Eh	PCI Header Type (RO)	Reset Value: 80h
7:0	PCI Header Type Register. This register defines the format of this header. This header has information about this format, see the PCI Local Bus specification, revision 2.2.)	as a format of type 0. (For more
	Additionally, bit 7 of this register defines whether this PCI device is a multifunction device (	(bit 7 = 1) or not (bit 7 = 0).
Index 0Fh	PCI BIST Register (RO)	Reset Value: 00h
This registe	r indicates various information about the PCI Built-In Self-Test (BIST) mechanism.	
Note: Th	is mechanism is not supported in the Core Logic module in the SC1200/SC1201 processo	r.
7	BIST Capable. Indicates if the device can run a Built-In Self-Test (BIST).	
	0: The device has no BIST functionality.	
	1: The device can run a BIST.	
6	Start BIST. Setting this bit to 1 starts up a BIST on the device. The device resets this bit when the BIST is completed. (No supported.)	
5:4	Reserved.	
3:0	<b>BIST Completion Code.</b> Upon completion of the BIST, the completion code is stored in th 0000 indicates that the BIST was successfully completed. Any other value indicates a BIS	
Index 10h-	13h Base Address Register 0 - F0BAR0 (R/W)	Reset Value: 00000001h
	r allows access to I/O mapped GPIO runtime and configuration Registers. Bits [5:0] are read I I/O address space. Refer to Table 6-30 on page 224 for the GPIO register bit formats and	
31:6	GPIO Base Address.	
5:0	Address Range. (Read Only)	
Index 14h-	17h Base Address Register 1 - F0BAR1 (R/W)	Reset Value: 00000001h
0	r allows access to I/O mapped LPC configuration registers. Bits [5:0] are read only (000001 ace. Refer to Table 6-31 on page 228 for the bit formats and reset values of the LPC register	,
31:6	LPC Base Address.	
5:0	Address Range. (Read Only)	
Index 18h-	2Bh Reserved	Reset Value: 00h
Index 2Ch-	2Dh Subsystem Vendor ID (RO)	Reset Value: 100Bh
Index 2Eh-	2Fh Subsystem ID (RO)	Reset Value: 0500h
Index 30h-	3Fh Reserved	Reset Value: 00h

Bit

Description

Index 40h	PCI Function Control Register 1 (R/W)	Reset Value: 39h
7:6	Reserved. Must be set to 0.	
5	Reserved. Must be set to 0.	
4	PCI Subtractive Decode.	
	0: Disable transfer of subtractive decode address to external PCI bus. External PCI bus is not usab	le.
1: Enable transfer of subtractive decode address to external PCI bus. Recommended setting.		
3	Reserved. Must be set to 1.	
2	Reserved. Must be set to 0.	
1	<b>PERR# Signals SERR#.</b> Assert SERR# when PERR# is asserted or detected as active by the Core PERR# assertion to be cascaded to NMI (SMI) generation in the system).	Elogic module (allows
	0: Disable.	
	1: Enable.	
0	PCI Interrupt Acknowledge Cycle Response. The Core Logic module responds to PCI interrupt a	cknowledge cycles.
	0: Disable.	
	1: Enable.	
Index 41h	PCI Function Control Register 2 (R/W)	Reset Value: 00h
7:6	Reserved. Must be set to 0.	
5	<b>X-Bus Configuration Trap.</b> If this bit is set to 1 and an access occurs to one of the configuration reg (F5) register space, an SMI is generated. Writes are trapped; access to the register is denied. Read to the register is allowed.	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].	
4	Video Configuration Trap. If this bit is set to 1 and an access occurs to one of the configuration reg (F4) register space, an SMI is generated. Writes are trapped; access to the register is denied. Read to the register is allowed.	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].	
3	Audio Configuration Trap. If this bit is set to 1 and an access occurs to one of the configuration reg (F3) register space, an SMI is generated. Writes are trapped; access to the register is denied. Read to the register is allowed.	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].	
2	<b>IDE Configuration Trap.</b> If this bit is set to 1 and an access occurs to one of the configuration regis (F2) register space, an SMI is generated. Writes are trapped; access to the register is denied. Read to the register is allowed.	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9].	

### Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued)

Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].

32579B

Bit	Description	
1	<b>Power Management Configuration Trap.</b> If this bit is set to 1 and an access occurs to one of the configuration regis PCI Function 1 (F1) register space, an SMI is generated. Writes are trapped; access to the register is denied. Reads snooped; access to the register is allowed.	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].	
0	<b>Legacy Configuration Trap</b> . If this bit is set to 1 and an access occurs to one of the configuration registers in PCI Fu 0 (F0), an SMI is generated. Reads and writes are snooped; access to the register is allowed.	unction
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[5].	
Index 42h	Reserved Reset Value	: 00h
Index 43h	Delayed Transactions Register (R/W) Reset Value	: 02h
7:6	Reserved. Must be set to 0.	
5	Reserved. Must be set to 1.	
4	Enable PCI Delayed Transactions for Access to I/O Address 170h-177h (Secondary IDE Channel). PIO mode a repeated I/O transactions that are faster when non-delayed transactions are used.	uses
	0: I/O addresses complete as fast as possible on PCI. (Default)	
	1: Accesses to Secondary IDE channel I/O addresses are delayed transactions on PCI.	
	For best performance of VIP, this bit should be set to 1 unless PIO mode 3 or 4 are used.	
3	Enable PCI Delayed Transactions for Access to I/O Address 1F0h-1F7h (Primary IDE Channel). PIO mode use repeated I/O transactions that are faster when non-delayed transactions are used.	S
	0: I/O addresses complete as fast as possible on PCI. (Default)	
	1: Accesses to Primary IDE channel I/O addresses are delayed transactions on PCI.	
	For best performance of VIP, this bit should be set to 1 unless PIO mode 3 or 4 are used.	
2	Enable PCI Delayed Transactions for AT Legacy PIC I/O Addresses. Some PIC status reads are long. Enabling d transactions help reduce DMA latency for high bandwidth devices like VIP.	elayed
	0: PIC I/O addresses complete as fast as possible on PCI. (Default)	
	1: Accesses to PIC I/O addresses are delayed transactions on PCI.	
	For best performance of VIP, this bit should be set to 1.	
1	Enable PCI Delayed Transactions for AT Legacy PIT I/O Addresses. Some x86 programs (certain benchmarks/d tics) assume a particular latency for PIT accesses; this bit allows that code to work.	iagnos
	0: PIT I/O addresses complete as fast as possible on PCI.	
	1: Accesses to PIT I/O addresses are delayed transactions on PCI. (Default)	
	For best performance (e.g., when running Microsoft <sup>®</sup> Windows <sup>®</sup> ), this bit should be set to 0.	
0	Reserved. Must be set to 0.	
Index 44h	Reset Control Register (R/W) Reset Value	: 01h
7	AC97 Soft Reset. Active low reset for the AC97 codec interface.	
	0: AC97_RST# is driven high. (Default)	
	1: AC97_RST# is driven low.	
6:4	Reserved. Must be set to 0.	
3	IDE Controller Reset. Reset the IDE controller.	
3		
-	0: Disable.	
-	0: Disable. 1: Enable.	

32579B

Bit	Description	
2	IDE Reset. Reset IDE bus.	
	0: Disable.	
	1: Enable (drive IDE_RST# low).	
	Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.	
	<b>Note:</b> When X-Bus Warm Start is enabled (bit 0 = 1) or during POR#, IDE_RST# is put into T erly reset the IDE bus, after POR# the boot code must cause IDE_RST# to activate.	TRI-STATE mode. To prop
1	PCI Reset. Reset PCI bus.	
	0: Disable.	
	1: Enable.	
	When this bit is set to 1, the Core Logic module output signal PCIRST# is asserted and all devices PCIUSB) are reset. No other function within the Core Logic module is affected by this bit.	s on the PCI bus (including
	Write 0 to clear this bit. This bit is level-sensitive and must be cleared after the reset is enabled.	
0	X-Bus Warm Start. Writing and reading this bit each have different meanings.	
	When reading this bit, it indicates whether or not a warm start occurred since power-up:	
	0: A warm start occurred.	
	1: No warm start has occurred.	
	When writing this bit, it can be used to trigger a system-wide reset:	
	0: No effect.	
	1: Execute system-wide reset (used only for clock configuration at power-up).	
ndex 45h	Reserved	Reset Value: 00h
Index 46h	PCI Functions Enable Register (R/W)	Reset Value: FEh
7:6	Reserved. Resets to 11.	
5	F5 (PCI Function 5). When asserted (set to 1), enables the register space designated as F5.	
	This bit must always be set to 1. (Default)	
4	F4 (PCI Function 4). When asserted (set to 1), enables the register space designated as F4.	
	This bit must always be set to 1. (Default)	
3	F3 (PCI Function 3). When asserted (set to 1), enables the register space designated as F3.	
	This bit must always be set to 1. (Default)	
2	F2 (PCI Function 2). When asserted (set to 1), enables the register space designated as F2.	
	This bit must always be set to 1. (Default)	
1	F1 (PCI Function 1). When asserted (set to 1), enables the register space designated as F1.	
	This bit must always be set to 1. (Default)	
0	Reserved. Must be set to 0.	
Index 47h	Miscellaneous Enable Register (R/W)	Reset Value: 00h
7:3	Reserved. Must be set to 0.	
2	F0BAR1 (PCI Function 0, Base Address Register 1). F0BAR1, pointer to I/O mapped LPC con	figuration registers.
	0: Disable.	
	1: Enable.	
1	F0BAR0 (PCI Function 0, Base Address Register 0). F0BAR0, pointer to I/O mapped GPIO co	onfiguration registers.
1	<b>F0BAR0 (PCI Function 0, Base Address Register 0).</b> F0BAR0, pointer to I/O mapped GPIO cc 0: Disable.	onfiguration registers.
1		onfiguration registers.
1	0: Disable.	onfiguration registers.

Bit	Description	
Index 4Ch	-4Fh Top of System Memory (R/W)	Reset Value: FFFFFFFh
31:0	Top of System Memory. Highest address in system used to determine active decorcycles.	ode for external PCI mastered memory
	If an external PCI master requests a memory address below the value programmer from the external PCI bus interface to the Fast-PCI interface for servicing by the G	<b>J</b>
	Note: The four least significant bits must be set to 1100.	
Index 50h	PIT Control/ISA CLK Divider (R/W)	Reset Value: 7Bh
7	PIT Software Reset.	
	0: Disable.	
	1: Enable.	
6	PIT Counter 1.	
	0: Forces Counter 1 output (OUT1) to zero.	
	1: Allows Counter 1 output (OUT1) to pass to the Port 061h[4].	
5	PIT Counter 1 Enable.	
	0: Sets GATE1 input low.	
4	1: Sets GATE1 input high. PIT Counter 0.	
4	0: Forces Counter 0 output (OUT0) to zero.	
	1: Allows Counter 0 output (OUT0) to pass to IRQ0.	
3	PIT Counter 0 Enable.	
0	0: Sets GATE0 input low.	
	1: Sets GATE0 input high.	
2:0	ISA Clock Divisor. Determines the divisor of the PCI clock used to make the ISA of approximately 8 MHz:	clock, which is typically programmed for
	000: Divide by 1       100: Divide by 5         001: Divide by 2       101: Divide by 6         010: Divide by 3       110: Divide by 7         011: Divide by 4       111: Divide by 8	
	If PCI clock = 25 MHz, use setting of 010 (divide by 3).	
	If PCI clock = 30 or 33 MHz, use a setting of 011 (divide by 4).	
Index 51h	ISA I/O Recovery Control Register (R/W)	Reset Value: 40h
7:4	8-Bit I/O Recovery. These bits determine the number of ISA bus clocks between b count is in addition to a preset one-clock delay built into the controller.	back-to-back 8-bit I/O read cycles. This
	0000: 1 PCI clock	
	0001: 2 PCI clocks	
	1111: 16 PCI clocks	
3:0	<b>16-Bit I/O Recovery.</b> These bits determine the number of ISA bus clocks between bits in addition to a preset one-clock delay built into the controller.	back-to-back 16-bit I/O cycles. This coun
	0000: 1 PCI clock	
	0001: 2 PCI clocks	
	1111: 16 PCI clocks	

Bit	Description	
Index 52h	ROM/AT Logic Control Register (R/W) Reset Value: 98h	
7	Snoop Fast Keyboard Gate A20 and Fast Reset. Enables the snoop logic associated with keyboard commands for A20 Mask and Reset.	
	0: Disable snooping. The keyboard controller handles the commands.	
	1: Enable snooping.	
6:5	Reserved. Must be set to 0.	
4	Enable A20M# De-assertion on Warm Reset. Force A20M# high during a Warm Reset (guarantees that A20M# is de- asserted regardless of the state of A20).	
	0: Disable.	
	1: Enable.	
3	Enable Port 092h (Port A). Port 092h decode and the logical functions.	
	0: Disable.	
	1: Enable.	
2	Upper ROM Size. Selects upper ROM addressing size.	
	0: 256K (FFFC0000h-FFFFFFFh).	
	1: Use ROM Mask register (F0 Index 6Ch).	
	ROMCS# goes active for the above ranges whether strapped for ISA or LPC. (Refer to F0BAR1+I/O Offset 10h[15] for fur- ther strapping/programming details.)	
	The selected range can then be either positively or subtractively decoded through F0 Index 5Bh[5].	
1	ROM Write Enable. When asserted, enables writes to ROM space, allowing Flash programming.	
	If strapped for ISA and this bit is set to 1, writes to the configured ROM space asserts ROMCS#, enabling the write cycle to the Flash device on the ISA bus. Otherwise, ROMCS# is inhibited for writes.	
	If strapped for LPC and this bit is set to 1, the cycle runs on the LPC bus. Otherwise, the LPC bus cycle is inhibited for writes.	
	Refer to F0BAR1+I/O Offset 10h[15] for further strapping/programming details.	
0	Lower ROM Size. Selects lower ROM addressing size in which ROMCS# goes active.	
	0: Lower ROM access are 000F0000h-000FFFFFh (64 KB). (Default)	
	1: Lower ROM accesses are 000E0000h-000FFFFh (128 KB).	
	ROMCS# goes active for the above ranges whether strapped for ISA or LPC. (Refer to F0BAR1+I/O Offset 10h[15] for fur- ther strapping/programming details.)	
	The selected range can then be either positively or subtractively decoded through F0 Index 5Bh[5].	
Index 53h	Alternate CPU Support Register (R/W) Reset Value: 00h	
7:6	Reserved. Must be set to 0.	
5	Bidirectional SMI Enable.	
	0: Disable.	
	1: Enable.	
	This bit must be set to 0.	
4:3	Reserved. Must be set to 0.	
2	Reserved. Must be set to 0.	
1	IRQ13 Function Selection. Selects function of the internal IRQ13/FERR# signal.	
	0: FERR#.	
	1: IRQ13.	
	This bit must be set to 1.	
0	Generate SMI on A20M# Toggle.	
	0: Disable.	
	1: Enable.	
	1: Enable. This bit must be set to 1.	

AMD Geode™ SC1200/SC1201 Processor Data Book

#### Bit Description Index 54h-59h Reserved Reset Value: 00h Index 5Ah Decode Control Register 1 (R/W) Reset Value: 01h Indicates PCI positive or negative decoding for various I/O ports on the ISA bus. Note: Positive decoding by the Core Logic module speeds up I/O cycle time. The I/O ports mentioned in the bit descriptions below, do not exist in the Core Logic module. It is assumed that if positive decode is enabled for a port, the port exists on the ISA bus. 7 Secondary Floppy Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 372h-375h and 377h. 0: Subtractive. 1: Positive 6 Primary Floppy Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 3F2h-3F5h and 3F7h. 0: Subtractive. 1. Positive 5 COM4 Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 2E8h-2EFh. 0: Subtractive. 1: Positive. 4 COM3 Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 3E8h-3EFh. 0: Subtractive. 1: Positive 3 COM2 Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 2F8h-2FFh. Subtractive. 1: Positive 2 COM1 Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 3F8h-3FFh. 0: Subtractive. 1: Positive. Keyboard Controller Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O Ports 060h and 1 064h (as well as 062h and 066h, if enabled - F4 Index 5Bh[7] = 1). 0: Subtractive. 1: Positive. If F0BAR1+I/O Offset 10h bits 10 = 0 and 16 = 1, then this bit must be written 0. Note: 0 Real-Time Clock Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O Ports 070h-073h. 0: Subtractive 1: Positive. Index 5Bh Decode Control Register 2 (R/W) Reset Value: 20h Note: Positive decoding by the Core Logic module speeds up the I/O cycle time. The Keyboard, LPT3, LPT2, and LPT1 I/O ports do not exist in the Core Logic module. It is assumed that if positive decoding is enabled for any of these ports, the port exists on the ISA bus. 7 Keyboard I/O Port 062h/066h Positive Decode. This alternate port to the keyboard controller is provided in support of power management features. 0: Disable. 1: Enable. 6 Reserved. Must be set to 0. 5 BIOS ROM Positive Decode. Selects PCI positive or subtractive decoding for accesses to the configured ROM space. 0: Subtractive. 1: Positive. ROM configuration is at F0 Index 52h[2:0].

Bit	Description				
4	Secondary IDE Controller Positive Decode. Selects PCI positive or subtractive decoding for accesses to I/O ports 170h- 177h and 376h-377h (excluding writes to 377h).				
	0: Subtractive. Subtractive then forwarded to IS	,	es are forwarded to the PCI slot b	ous. If a master abort occurs, they are	
	1: Positive. Positively of	decoded IDE addresses are f	orwarded to the internal IDE con	troller and then to the IDE bus.	
3		<b>r Positive Decode.</b> Selects excluding writes to 3F7h).	PCI positive or subtractive decod	ling for accesses to I/O ports 1F0h-	
	0: Subtractive. Subtractive then forwarded to IS	-	es are forwarded to the PCI slot b	ous. If a master abort occurs, they are	
	1: Positive. Positively of	decoded IDE addresses are f	orwarded to the internal IDE con	troller and then to the IDE bus.	
2	LPT3 Positive Decode	e. Selects PCI positive or sub	tractive decoding for accesses to	0 I/O ports 278h-27Fh.	
	0: Subtractive.				
	1: Positive.				
1	LPT2 Positive Decode	. Selects PCI positive or sub	tractive decoding for accesses to	I/O ports 378h-37Fh.	
	0: Subtractive.	·	2	-	
	1: Positive.				
0		. Selects PCI positive or sub	tractive decoding for accesses to	0 I/O ports 3BCh-3BEh	
Ū	0: Subtractive.				
	1: Positive.				
				<b>D</b> 1 <b>V</b> 1 201	
Index 5Cl		-	ring Register 1 (R/W)	Reset Value: 00h	
	target interrupts for signal				
	The target interrupt must to compatibility.	first be configured as level se	ensitive via I/O Ports 4D0h and 4	4D1h in order to maintain PCI interrup	
7:4	INTB# (Ball C26) Targ	et Interrupt.			
	0000: Disable	0100: IRQ4	1000: Reserved	1100: IRQ12	
	0001: IRQ1 0010: Reserved	0101: IRQ5 0110: IRQ6	1001: IRQ9 1010: IRQ10	1101: Reserved 1110: IRQ14	
	0011: IRQ3	0111: IRQ7	1011: IRQ11	1111: IRQ15	
3:0	INTA# (Ball D26) Target Interrupt.				
	0000: Disable	0100: IRQ4	1000: Reserved	1100: IRQ12	
	0001: IRQ1	0101: IRQ5	1001: IRQ9	1101: Reserved	
	0010: Reserved	0110: IRQ6	1010: IRQ10	1110: IRQ14	
	0011: IRQ3	0111: IRQ7	1011: IRQ11	1111: IRQ15	
ndex 5D		•	ring Register 2 (R/W)	Reset Value: 00h	
	0 1 0		at INTD# is muxed with IDE_DAT MR[9,4]). See Table 4-2 on page	A7 (selection made via PMR[24]) and 72 for PMR bit descriptions.	
	The target interrupt must to compatibility.	first be configured as level se	ensitive via I/O Ports 4D0h and 4	4D1h in order to maintain PCI interrup	
7:4	INTD# (Ball AA2) Targ	et Interrupt.			
	0000: Disable	0100: IRQ4	1000: Reserved	1100: IRQ12	
	0001: IRQ1	0101: IRQ5	1001: IRQ9	1101: Reserved	
	0010: Reserved 0011: IRQ3	0110: IRQ6 0111: IRQ7	1010: IRQ10 1011: IRQ11	1110: IRQ14 1111: IRQ15	
3:0	INTC# (Ball C9) Targe		is in most i		
0.0	0000: Disable	0100: IRQ4	1000: Reserved	1100: IRQ12	
	0000: Disable	0101: IRQ5	1000: Reserved	1101: Reserved	
	0010: Reserved	0110: IRQ6	1010: IRQ10	1110: IRQ14	
	0011: IRQ3	0111: IRQ7	1011: IRQ11	1111: IRQ15	
	h-5Fh	_	served		

Bit	Description	
Index 60h	-63h ACPI Control Register (R/W)	Reset Value: 00000000h
31:8	Reserved. Must be set to 0.	
7	SUSP_3V Shut Down PLL5. Allow internal SUSP_3V to shut down PLL5.	
	0: Clock generator is stopped when internal SUSP_3V is active.	
	1: Clock generator continues working when internal SUSP_3V is active.	
6	SUSP_3V Shut Down PLL4. Allow internal SUSP_3V to shut down PLL4	
	0: Clock generator is stopped when internal SUSP_3V is active.	
	1: Clock generator continues working when internal SUSP_3V is active.	
5	SUSP_3V Shut Down PLL3. Allow internal SUSP_3V to shut down PLL3.	
	0: Clock generator is stopped when internal SUSP_3V is active.	
	1: Clock generator continues working when internal SUSP_3V is active.	
4	SUSP_3V Shut Down PLL2. Allow internal SUSP_3V to shut down PLL2.	
	0: Clock generator is stopped when internal SUSP_3V is active.	
	1: Clock generator continues working when internal SUSP_3V is active.	
3	SUSP_3V Shut Down PLL6. Allow internal SUSP_3V to shut down PLL6.	
	0: Clock generator is stopped when internal SUSP_3V is active.	
	1: Clock generator continues working when internal SUSP_3V is active.	
2	ACPI C3 SUSP_3V Enable. Allow internal SUSP_3V to be active during C3 state.	
	0: Disable.	
	1: Enable.	
1	ACPI SL1 SUSP_3V Enable. Allow internal SUSP_3V to be active during SL1 sleep state.	
	0: Disable.	
	1: Enable.	
0	ACPI C3 Support Enable. Allow support of C3 states.	
	0: Disable.	
	1: Enable.	
ndex 64h	-6Bh Reserved	Reset Value: 00h
ndex 6C	n-6Fh ROM Mask Register (R/W)	Reset Value: 0000FFF0h
lote:	Register must be read/written as a DWORD.	
31:16	Reserved. Must be written to 0.	
15:8	Reserved. Must be written to FFh.	
7:4	<b>ROM Size.</b> If F0 Index 52h[2] = 1:	
	0000: 16 MB = FF000000h-FFFFFFh 1110: 2 MB = FFE00000h-FFFFFFFh 1110: 2 MB = FFE00000h-FFFFFFFh 1111: 1 MB	
	1000: 8 MB = FF800000h-FFFFFFFh1111: 1 MB = FFF00000h-FFFFFFFh1100: 4 MB = FFC00000h-FFFFFFFFhAll other settings for these bits are reserved	ed.
3:0	Reserved. Must be written to 0.	
ndex 70ł	-71h IOCS1# Base Address Register (R/W)	Reset Value: 0000h
15:0	<b>I/O Chip Select 1 Base Address.</b> This 16-bit value represents the I/O base address used to (ball D10 or N30 - see PMR[23] in Table 4-2 on page 72).	enable assertion of IOCS1#
	This register is used in conjunction with F0 Index 72h (IOCS1# Control register).	
ndex 72h	IOCS1# Control Register (R/W)	Reset Value: 00h
his regis	ter is used in conjunction with F0 Index 70h (IOCS1# Base Address register).	
7	I/O Chip Select 1 Positive Decode (IOCS1#).	
	0: Disable.	

Bit	Description	
6	Writes Result in Chip Select. When this bit is set to 1, writes to con Index 70h; range configured in bits [4:0]) cause IOCS1# to be assert	•
	0: Disable.	
	1: Enable.	
5	<b>Reads Result in Chip Select.</b> When this bit is set to 1, reads from a Index 70h; range configured in bits [4:0]) cause IOCS1# to be assert	
	0: Disable.	
	1: Enable.	
4:0	IOCS1# I/O Address Range. This 5-bit field is used to select the ra	nge of IOCS1#.
	00000: 1 Byte         01111: 16 Bytes           00001: 2 Bytes         11111: 32 Bytes	
	00001: 2 Bytes11111: 32 Bytes00011: 4 BytesAll other combinations are	reserved.
	00111: 8 Bytes	
Index 73h	Reserved	Reset Value: 00h
Index 74h-	75h IOCS0# Base Address Register	(R/W) Reset Value: 0000h
15:0	<b>I/O Chip Select 0 Base Address.</b> This 16-bit value represents the I IOCS0# (ball A10 - see PMR[23] in Table 4-2 on page 72).	/O base address used to enable the assertion of
	This register is used in conjunction with F0 Index 76h (IOCS0# Cont	trol register).
Index 76h	IOCS0# Control Register (R/	W) Reset Value: 00h
This registe	er is used in conjunction with F0 Index 74h (IOCS0# Base Address re	gister).
7	I/O Chip Select 0 Positive Decode (IOCS0#).	
	0: Disable.	
	1: Enable.	
6	Writes Result in Chip Select. When this bit is set to 1, writes to con Index 74h; range configured in bits [4:0]) cause IOCS0# to be asser	
	0: Disable.	
	1: Enable.	
5	<b>Reads Result in Chip Select.</b> When this bit is set to 1, reads from a Index 74h; range configured in bits [4:0]) cause IOCS0# to be assert	
	0: Disable.	
	1: Enable.	
4:0	IOCS0# I/O Address Range. This 5-bit field is used to select the ra	nge of IOCS0#.
	00000: 1 Byte         01111: 16 Bytes           00001: 2 Bytes         11111: 32 Bytes	
	00001: 2 Bytes11111: 32 Bytes00011: 4 BytesAll other combinations are	reserved.
	00111: 8 Bytes	
Index 77h	Reserved	Reset Value: 00h
Index 78h-	7Bh DOCCS# Base Address Register	r (R/W) Reset Value: 0000000h
31:0	DiskOnChip Chip Select Base Address. This 32-bit value represe of DOCCS# (ball A9 or N31, see PMR[23] in Table 4-2 on page 72).	
	This register is used in conjunction with F0 Index 7Ch (DOCCS# Co	ontrol register).
Index 7Ch-	7Fh DOCCS# Control Register (R/	W) Reset Value: 0000000h
This registe	er is used in conjunction with F0 Index 78h (DOCCS# Base Address r	register).
31:27	Reserved. Must be set to 0.	
26	DiskOnChip Chip Select Positive Decode (DOCCS#).	
	0: Disable.	
	1: Enable.	

Bit	Description		
25	Writes Result in Chip Select. When this bit is set to 1, writes to configured memory address (base address configured in bits [18:0]) cause DOCCS# to be asserted		
	F0 Index 78h; range configured in bits [18:0]) cause DOCCS# to be asserted.		
	0: Disable.		
04	1: Enable.		
24	<b>Reads Result in Chip Select.</b> When this bit is set to 1, reads from configured memory address (base address configured in F0 Index 78h; range configured in bits [18:0]) cause DOCCS# to be asserted.		
	0: Disable.		
	1: Enable.		
23:19	Reserved. Must be set to 0.		
18:0	<b>DOCCS# Memory Address Range.</b> This 19-bit mask is used to qualify accesses on which DOCCS# is asserted by mask- ing the upper 19 bits of the incoming PCI address (AD[31:13]).		
Index 80h	Power Management Enable Register 1 (R/W) Reset Value: 00h		
7:6	Reserved. Must be set to 0.		
5	<b>Codec SDATA_IN SMI.</b> When set to 1, this bit allows an SMI to be generated in response to an AC97 codec producing a positive edge on SDATA_IN.		
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[2].		
4	<b>Video Speedup.</b> Any video activity, as decoded from the serial connection (PSERIAL) from the GX1 module disables clock throttling (via internal SUSP#/SUSPA# handshake) for a configurable duration when system is power-managed using CPU Suspend modulation.		
	0: Disable.		
	1: Enable.		
	The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index 8Dh). Detection of an external VGA access (3Bx, 3Cx, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This configuration is non-standard, but it does allow the power management routines to support an external VGA chip.		
3	<b>IRQ Speedup.</b> Any unmasked IRQ (per I/O Ports 021h/0A1h) or SMI disables clock throttling (via internal SUSP#/SUSPA# handshake) for a configurable duration when system is power-managed using CPU Suspend modulation.		
	0: Disable.		
	1: Enable.		
	The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index 8Ch).		
2	Traps. Globally enable all power management I/O traps.		
	0: Disable.		
	1: Enable.		
	This excludes the audio I/O traps, which are enabled via F3BAR0+Memory Offset 18h.		
1	Timers. General Purpose and Device Idle Timers.		
	0: Disable.		
	1: Enable.		
	Note: Disable at this level does not reload the timers on the enable. The timers are disabled at their current counts. This bit has no affect on the Suspend Modulation register (F0 Index 94h). Only applicable when in APM mode (F1BAR1+I/O Offset 0Ch[0] = 0) and not ACPI mode.		
0	Power Management. Global power management.		
	0: Disable.		
	1: Enable.		
	This bit must be set to 1 immediately after POST for power management resources to function.		

Bit	Description	
Index 81h	Power Management Enable Register 2 (R/W)	Reset Value: 00h
7	Video Access Idle Timer Enable. Turn on Video Idle Timer Count Register (F0 Index A6h) and ger timer expires.	nerate an SMI when the
	0: Disable.	
	1: Enable.	
	If an access occurs in the video address range (sets bit 0 of the GX1 module's PSERIAL register) the programmed count.	e timer is reloaded with
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[7].	
6	User Defined Device 3 (UDEF3) Idle Timer Enable. Turn on UDEF3 Idle Timer Count Register (For ate an SMI when the timer expires.	) Index A4h) and gener
	0: Disable.	
	1: Enable.	
	If an access occurs in the programmed address range, the timer is reloaded with the programmed c	ount.
	UDEF3 address programming is at F0 Index C8h (base address register) and CEh (control register)	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[6].	
5	User Defined Device 2 (UDEF2) Idle Timer Enable. Turn on UDEF2 Idle Timer Count Register (For ate an SMI when the timer expires.	) Index A2h) and gener
	0: Disable.	
	1: Enable.	
	If an access occurs in the programmed address range, the timer is reloaded with the programmed c	ount.
	UDEF2 address programming is at F0 Index C4h (base address register) and CDh (control register)	).
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[5].	
4	User Defined Device 1 (UDEF1) Idle Timer Enable. Turn on UDEF1 Idle Timer Count Register (For ate an SMI when the timer expires.	) Index A0h) and gener
	0: Disable.	
	1: Enable.	
	If an access occurs in the programmed address range, the timer is reloaded with the programmed c	ount.
	UDEF1 address programming is at F0 Index C0h (base address register) and CCh (control register)	).
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[4].	
3	Keyboard/Mouse Idle Timer Enable. Turn on Keyboard/Mouse Idle Timer Count Register (F0 Index SMI when the timer expires.	x 9Eh) and generate an
	0: Disable.	
	1: Enable.	
	If an access occurs in the address ranges listed below, the timer is reloaded with the programmed of — Keyboard Controller: I/O Ports 060h/064h. — COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included). — COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included).	ount:
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[3].	

Bit	Description
2	<b>Parallel/Serial Idle Timer Enable.</b> Turn on Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch) and generate an SMI when the timer expires.
	0: Disable.
	1: Enable.
	If an access occurs in the address ranges listed below, the timer is reloaded with the programmed count. - LPT1: I/O Port 3BCh-3BEh. - LPT2: I/O Port 378h-37Fh. - COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded). - COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded). - COM3: I/O Port 3E8h-3EFh. - COM4: I/O Port 2E8h-2EFh.
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[2].
1	Floppy Disk Idle Timer Enable. Turn on Floppy Disk Idle Timer Count Register (F0 Index 9Ah) and generate an SMI when the timer expires.
	0: Disable.
	1: Enable.
	If an access occurs in the address ranges (listed below, the timer is reloaded with the programmed count. — Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h. — Secondary floppy disk: I/O Port 372h-375h, 377h.
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[1].
0	<b>Primary Hard Disk Idle Timer Enable.</b> Turn on Primary Hard Disk Idle Timer Count Register (F0 Index 98h) and generate an SMI when the timer expires.
	0: Disable.
	1: Enable.
	If an access occurs in the address ranges selected in F0 Index 93h[5], the timer is reloaded with the programmed count.
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[0].

Bit	Description	
Index 82h	Power Management Enable Register 3 (R/W)	Reset Value: 00h
7	Video Access Trap. If this bit is enabled and an access occurs in the video address range (sets bit PSERIAL register), an SMI is generated.	0 of the GX1 module's
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[7].	
6	<b>User Defined Device 3 (UDEF3) Access Trap.</b> If this bit is enabled and an access occurs in the pr range, an SMI is generated. UDEF3 address programming is at F0 Index C8h (Base Address regist register).	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[4].	
5	<b>User Defined Device 2 (UDEF2) Access Trap.</b> If this bit is enabled and an access occurs in the pr range, an SMI is generated. UDEF2 address programming is at F0 Index C4h (Base Address regist register).	
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[3].	
4	<b>User Defined Device 1 (UDEF1) Access Trap.</b> If this bit is enabled and an access occurs in the pr range, an SMI is generated. UDEF1 address programming is at F0 Index C0h (base address register).	-
	0: Disable.	
	1: Enable.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[2].	
3	Keyboard/Mouse Access Trap.	
	0: Disable.	
	1: Enable.	
	If this bit is enabled and an access occurs in the address ranges listed below, an SMI is generated. — Keyboard Controller: I/O Ports 060h/064h. — COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included).	
	— COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included).	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[3].	
2	Parallel/Serial Access Trap.	
	0: Disable.	
	1: Enable.	
	If this bit is enabled and an access occurs in the address ranges listed below, an SMI is generated. - LPT1: I/O Port 3BCh-3BEh. - LPT2: I/O Port 378h-37Fh. - COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded). - COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded). - COM3: I/O Port 3E8h-3EFh. - COM4: I/O Port 2E8h-2EFh.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[2].	

Bit	Description		
1	Floppy Disk Access Trap.		
	0: Disable.		
	1: Enable.		
	If this bit is enabled and an access occurs in the address ranges listed below, an SMI is generated.		
	— Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h.		
	<ul> <li>— Secondary floppy disk: I/O Port 372h-375h, 377h.</li> </ul>		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[1].		
0	Primary Hard Disk Access Trap.		
	0: Disable.		
	1: Enable.		
	If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93h[5], an SMI is generated.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[0].		
Index 83h	Power Management Enable Register 4 (R/W) Reset Value: 00h		
7	Secondary Hard Disk Idle Timer Enable. Turn on Secondary Hard Disk Idle Timer Count Register (F0 Index ACh) and generate an SMI when the timer expires.		
	0: Disable.		
	1: Enable.		
	If an access occurs in the address ranges selected in F0 Index 93h[4], the timer is reloaded with the programmed count.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[4].		
6	Secondary Hard Disk Access Trap. If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93h[4], an SMI is generated.		
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[5].		
5	<b>ACPI Timer SMI.</b> Allow SMI generation for MSB toggles on the ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch).		
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[0].		
4	THRM# SMI. Allow SMI generation on assertion of THRM#.		
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[6].		
3	VGA Timer Enable. Turn on VGA Timer Count Register (F0 Index 8Eh) and generate an SMI when the timer reaches 0.		
	0: Disable.		
	1: Enable.		
	If an access occurs in the programmed address range, the timer is reloaded with the programmed count. F0 Index 8Bh[6] selects the timebase for the VGA Timer.		
	SMI status is reported at F1BAR0+I/O Offset 00h/02h[6] (top level only).		

32579B

Bit	Description		
2	Video Retrace Interrupt SMI. Allow SMI generation whenever video retrace occurs.		
	0: Disable.		
	1: Enable.		
	This information is decoded from the serial connection (PSERIAL register, bit 7) from the GX1 module. This function is nor- mally not used for power management but for soft (VSA) VGA routines.		
	SMI status reporting is at F1BAR0+I/O Offset 00h/02h[5] (top level only).		
1	General Purpose Timer 2 Enable. Turn on GP Timer 2 Count Register (F0 Index 8Ah) and generate an SMI when the timer expires.		
	0: Disable.		
	1: Enable.		
	This idle timer is reloaded from the assertion of GPIO7 (if programmed to do so). GP Timer 2 programming is at F0 Index 8Bh[5,3,2].		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[1].		
0	General Purpose Timer 1 Enable. Turn on GP Timer 1 Count Register (F0 Index 88h) and generate an SMI when the timer expires.		
	0: Disable.		
	1: Enable.		
	This idle timer's load is multi-sourced and gets reloaded any time an enabled event (F0 Index 89h[6:0]) occurs. GP Timer 1 programming is at F0 Index 8Bh[4].		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. Second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[0].		
Index 84h	Second Level PME/SMI Status Mirror Register 1 (RO) Reset Value: 00h		
The bits in	this register are used for the second level of status reporting. The top level is reported at F1BAR0+I/O Offset 00h/02h[0].		
0	ter is called a "mirror" register since an identical register exists at F0 Index F4h. Reading this register does not clear the status, ling its counterpart at F0 Index F4h clears the status at both the second and the top levels.		
7:3	Reserved. Reads as 0.		
2	GPWIO2 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO2 pin.		
	0: No.		
	1: Yes.		
	To enable SMI generation: 1) Ensure that GPWIO2 is enabled as an input: F1BAR1+I/O Offset 15h[2] = 0. 2) Set F1BAR1+I/O Offset 15h[6] to 1.		
1	GPWIO1 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO1 pin.		
	0: No.		
	1: Yes.		
	To enable SMI generation: 1) Ensure that GPWIO1 is enabled as an input: F1BAR1+I/O Offset 15h[1] = 0. 2) Set F1BAR1+I/O Offset 15h[5] to 1.		
0	GPWIO0 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPWIO0 pin.		
	0: No.		
	1: Yes.		
	To enable SMI generation:		

Bit	Description
Index 85h	Second Level PME/SMI Status Mirror Register 2 (RO) Reset Value: 00h
The bits in	this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].
	er is called a "Mirror" register since an identical register exists at F0 Index F5h. Reading this register does not clear the status ing its counterpart at F0 Index F5h clears the status at both the second and top levels.
7	Video Idle Timer Timeout. Indicates whether or not an SMI was caused by expiration of Video Idle Timer Count Register (F0 Index A6h).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[7] to 1.
6	<b>User Defined Device Idle Timer 3 Timeout.</b> Indicates whether or not an SMI was caused by expiration of User Defined Device 3 Idle Timer Count Register (F0 Index A4h).
	0: No
	1: Yes
	To enable SMI generation, set F0 Index 81h[6] to 1.
5	<b>User Defined Device Idle Timer 2 Timeout.</b> Indicates whether or not an SMI was caused by expiration of User Defined Device 2 Idle Timer Count Register (F0 Index A2h).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[5] to 1.
4	<b>User Defined Device Idle Timer 1 Timeout.</b> Indicates whether or not an SMI was caused by expiration of User Defined Device 1 Idle Timer Count Register (F0 Index A0h).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[4] to 1.
3	Keyboard/Mouse Idle Timer Timeout. Indicates whether or not an SMI was caused by expiration of Keyboard/Mouse Idle Timer Count Register (F0 Index 9Eh).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[3] to 1.
2	<b>Parallel/Serial Idle Timer Timeout.</b> Indicates whether or not an SMI was caused by expiration of Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[2] to 1.
1	Floppy Disk Idle Timer Timeout. Indicates whether or not an SMI was caused by expiration of Floppy Disk Idle Timer Count Register (F0 Index 9Ah).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[1] to 1.
0	<b>Primary Hard Disk Idle Timer Timeout.</b> Indicates whether or not an SMI was caused by expiration of Primary Hard Disk Idle Timer Count Register (F0 Index 98h).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[0] to 1.

32579B

Bit	Description
Index 86h	Second Level PME/SMI Status Mirror Register 3 (RO) Reset Value: 00h
The bits ir	this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].
0	ter is called a "Mirror" register since an identical register exists at F0 Index F6h. Reading this register does not clear the status, ling its counterpart at F0 Index F6h clears the status at both the second and top levels.
7	Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[7] to 1.
6	Reserved.
5	Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 83h[6] to 1.
4	Secondary Hard Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Secondary Hard Disk Idle Timer Count register (F0 Index ACh).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 83h[7] to 1.
3	Keyboard/Mouse Access Trap SMI Status. Indicates whether or not an SMI was caused by an trapped I/O access to the keyboard or mouse.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[3] to 1.
2	Parallel/Serial Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to either the serial or parallel ports.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[2] to 1.
1	Floppy Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the floppy disk.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[1] to 1.
0	Primary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the primary hard disk.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[0] to 1.

#### Bit Description Index 87h Reset Value: 00h Second Level PME/SMI Status Mirror Register 4 (RO) The bits in this register contain second level status reporting. Top level status is reported at F1BAR0+I/O Offset 00h/02h[0]. This register is called a "Mirror" register since an identical register exists at F0 Index F7h. Reading this register does not clear the status, while reading its counterpart at F0 Index F7h clears the status at both the second and top levels except for bit 7 which has a third level of SMI status reporting at F0BAR0+I/O 0Ch/1Ch. 7 GPIO Event SMI Status. Indicates whether or not an SMI was caused by a transition of any of the GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0). 0: No. 1: Yes To enable SMI generation, set F1BAR1+I/O Offset 0Ch[0] to 0. F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled to generate a PME and setting F1BAR1+I/O Offset 0Ch[0] = 0 enables the PME to generate an SMI. In addition, the selected GPIO must be enabled as an input (F0BAR0+I/O Offset 20h and 24h). The next level (third level) of SMI status is at F0BAR0+I/O 0Ch/1Ch[15:0]. 6 Thermal Override SMI Status. Indicates whether or not an SMI was caused by the assertion of THRM#. 0: No. 1: Yes. To enable SMI generation, set F0 Index 83h[4] to 1. 5:4 Reserved. Always reads 0. 3 SIO PWUREQ SMI Status. Indicates whether or not an SMI was caused by a power-up event from the SIO. 0: No. 1: Yes A power-up event is defined as any of the following events/activities: - BI2# — SDATA\_IN2 - IRRX1 (CEIR) To enable SMI generation, set F1BAR1+I/O Offset 0Ch[0] to 0. 2 Codec SDATA\_IN SMI Status. Indicates whether or not an SMI was caused by AC97 Codec producing a positive edge on SDATA\_IN. 0: No. 1: Yes. To enable SMI generation, set F0 Index 80h[5] to 1. 1 RTC Alarm (IRQ8#) SMI Status. Indicates whether or not an SMI was caused by an RTC interrupt. 0: No. 1: Yes. This SMI event can only occur while in 3V Suspend and an RTC interrupt occurs with F1BAR1+I/O Offset 0Ch[0] = 0. 0 ACPI Timer SMI Status. Indicates whether or not an SMI was caused by an ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch) MSB toggle. 0: No. 1: Yes To enable SMI generation, set F0 Index 83h[5] to 1. Index 88h General Purpose Timer 1 Count Register (R/W) Reset Value: 00h 7.0 GPT1\_COUNT. This field represents the load value for General Purpose Timer 1. This value can represent either an 8-bit counter or a 16-bit counter (selected in F0 Index 8Bh[4]). It is loaded into the counter when the timer is enabled (F0 Index 83h[0] = 1). Once enabled, an enabled event (configured in F0 Index 89h[6:0]) reloads the timer. The counter is decremented with each clock of the configured timebase (1 msec or 1 sec selected at F0 Index 89h[7]). Upon expiration of the counter, an SMI is generated, and the top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[9]. The second level SMI status is reported at F1BAR0+I/O Offset 04h/06h[0]. Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a new count value in this register. See Section 6.2.10.3 "Peripheral Power Management" on page 164 for a discussion on the limitations of producing count error with small values.

Bit	Description	
Index 89h	General Purpose Timer 1 Control Register (R/W)	Reset Value: 00h
7	General Purpose Timer 1 Timebase. Selects timebase for General Purpose Timer 1 (F0 Index 88h)	l.
	0: 1 second.	
	1: 1 millisecond.	
6	Re-trigger General Purpose Timer 1 on User Defined Device 3 (UDEF3) Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the configured (memory or I/O) address range for UDEF3 (configured in F0 Index C8h General Purpose Timer 1.	and CEh) reloads
5	Re-trigger General Purpose Timer 1 on User Defined Device 2 (UDEF2) Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the configured (memory or I/O) address range for UDEF2 (configured in F0 Index C4h General Purpose Timer 1.	and CDh) reloads
4	Re-trigger General Purpose Timer 1 on User Defined Device 1 (UDEF1) Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the configured (memory or I/O) address range for UDEF1 (configured in F0 Index C0h General Purpose Timer 1.	and CCh) reloads
3	Re-trigger General Purpose Timer 1 on Keyboard or Mouse Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the keyboard or mouse I/O address range listed below reloads General Purpose Time — Keyboard Controller: I/O Ports 060h/064h.	r 1:
	— COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included).	
	- COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included).	
2	Re-trigger General Purpose Timer 1 on Parallel/Serial Port Activity. 0: Disable.	
	1: Enable.	
	<ol> <li>Enable.</li> <li>Any access to the parallel or serial port I/O address range listed below reloads the General Purpose         <ul> <li>LPT1: I/O Port 3BCh-3BEh.</li> </ul> </li> </ol>	Timer 1:
	— LPT2: I/O Port 378h-37Fh.	
	— COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded).	
	— COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded).	
	— COM3: I/O Port 3E8h-3EFh. — COM4: I/O Port 2E8h-2EFh.	
1	Re-trigger General Purpose Timer 1 on Floppy Disk Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the floppy disk drive address ranges listed below reloads General Purpose Timer 1:	
	<ul> <li>Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h</li> <li>Secondary floppy disk: I/O Port 372h-375h, 377h</li> </ul>	
	The active floppy disk drive is configured via F0 Index 93h[7].	
0	Re-trigger General Purpose Timer 1 on Primary Hard Disk Activity.	
	0: Disable.	
	1: Enable.	
	Any access to the primary hard disk address range selected in F0 Index 93h[5], reloads General Pur	oose Timer 1.

Bit	Description		
Index 8Ah	General Purpose Timer 2 Count Register (R/W)	Reset Value: 00h	
7:0	<b>GPT2_COUNT.</b> This field represents the load value for General Purpose Timer 2. This value can represent either an 8-bit or 16-bit counter (configured in F0 Index 8Bh[5]). It is loaded into the counter when the timer is enabled (F0 Index 83h[1] = 1). Once the timer is enabled and a transition occurs on GPIO7, the timer is re-loaded.		
	The counter is decremented with each clock of the configured timebase (1 msec or 1 sec selected at F0 Index 8Bh[3]). Upon expiration of the counter, an SMI is generated and the top level of status is F1BAR0+I/O Offset 00h/02h[9]. The second level of status is reported at F1BAR0+I/O Offset 04h/06h[1]). Once expired, this counter must be re-initialized by either disabling and enabling it, or by writing a new count value in this register. See Section 6.2.10.3 "Peripheral Power Management" on page 164 for a discussion on the limitations of producing count error with small values.		
	For GPIO7 to act as the reload for this counter, it must be enabled as such (F0 Index 8Bh[2]) and be a (GPIO pin programming is at F0BAR0+I/O Offset 20h and 24h.)	onfigured as an input.	
Index 8Bh	General Purpose Timer 2 Control Register (R/W)	Reset Value: 00h	
7	Re-trigger General Purpose Timer 1 (GP Timer 1) on Secondary Hard Disk Activity.		
	0: Disable.		
	1: Enable.		
	Any access to the secondary hard disk address range selected in F0 Index 93h[4] reloads GP Timer	1.	
6	VGA Timer Base. Selects timebase for VGA Timer Register (F0 Index 8Eh).		
	0: 1 millisecond.		
	1: 32 microseconds.		
5	General Purpose Timer 2 (GP Timer 2) Shift. GP Timer 2 is treated as an 8-bit or 16-bit timer.		
	0: 8-bit. The count value is loaded into GP Timer 2 Count Register (F0 Index 8Ah).		
	1: 16-bit. The value loaded into GP Timer 2 Count Register is shifted left by eight bits, the lower eigh and this 16-bit value is used as the count for GP Timer 2.	nt bits become zero,	
4	General Purpose Timer 1 (GP Timer 1) Shift. GP Timer 1 is treated as an 8-bit or 16-bit timer.		
	0: 8-bit. The count value is that loaded into GP Timer 1 Count Register (F0 Index 88h).		
	1: 16-bit. The value loaded into GP Timer 1 Count Register is shifted left by eight bit, the lower eight bits become zero, and this 16-bit value is used as the count for GP Timer 1.		
3	General Purpose Timer 2 (GP Timer 2) Timebase. Selects timebase for GP Timer 2 (F0 Index 8Ah	).	
	0: 1 second.		
	1: 1 millisecond.		
2	Re-trigger Timer on GPIO7 Pin Transition. A rising-edge transition on the GPIO7 pin reloads GP T	imer 2 (F0 Index 8Ah).	
	0: Disable.		
	1: Enable.		
	For GPIO7 to work here, it must first be configured as an input. (GPIO pin programming is at F0BAR( 24h.)	0+I/O Offset 20h and	
1:0	Reserved. Set to 0.		
Index 8Ch	IRQ Speedup Timer Count Register (R/W)	Reset Value: 00h	
7:0	<b>IRQ Speedup Timer Load Value.</b> This field represents the load value for the IRQ speedup timer. It is counter when Suspend Modulation is enabled (F0 Index 96h[0] = 1) and an INTR or an access to I/O When the event occurs, the Suspend Modulation logic is inhibited, permitting full performance operated Upon expiration, no SMI is generated; the Suspend Modulation begins again. The IRQ speedup timer	Port 061h occurs. on of the GX1 module.	
	This speedup mechanism allows instantaneous response to system interrupts for full-speed interrupt processing. A typical value here would be 2 to 4 msec.		
Index 8Dh	Video Speedup Timer Count Register (R/W)	Reset Value: 00h	
7:0	<b>Video Speedup Timer Load Value.</b> This field represents the load value for the Video speedup timer. It is loaded into the counter when Suspend Modulation is enabled (F0 Index 96[0] = 1) and any access to the graphics controller occurs. When a video access occurs, the Suspend Modulation logic is inhibited, permitting full-performance operation of the GX1 module Upon expiration, no SMI is generated, and Suspend Modulation begins again. The video speedup timer's timebase is 1 msec.		
	This speedup mechanism allows instantaneous response to video activity for full speed during video tions. A typical value here would be 50 msec to 100 msec.	processing calcula-	

32579B

#### Rit Description Index 8Eh VGA Timer Count Register (R/W) Reset Value: 00h 7.0 VGA Timer Load Value. This field represents the load value for VGA Timer. It is loaded into the counter when the timer is enabled (F0 Index 83h[3] = 1). The counter is decremented with each clock of the configured timebase (F0 Index 8Bh[6]). Upon expiration of the counter, an SMI is generated and the status is reported at F1BAR0+I/O Offset 00h/02h[6] (only). Once expired, this counter must be re-initialized by either disabling and enabling it, or by writing a new count value in this register. Note: Although grouped with the power management Idle Timers, the VGA Timer is not a power management function. It is not affected by the Global Power Management Enable setting at F0 Index 80h[0]. Index 8Fh-92h Reserved Reset Value: 00h Index 93h Miscellaneous Device Control Register (R/W) Reset Value: 00h 7 Floppy Drive Port Select. Indicates whether all system resources used to power manage the floppy drive use the primary, or secondary FDC addresses for decode. 0: Secondary. 1: Primary. 6 Reserved. Must be set to 1. 5 Partial Primary Hard Disk Decode. This bit is used to restrict the addresses which are decoded as primary hard disk accesses 0: Power management monitors all reads and writes to I/O Port 1F0h-1F7h, 3F6h-3F7h (excludes writes to 3F7h), and 170h-177h, 376h-377h (excludes writes to 377h). 1: Power management monitors only writes to I/O Port 1F6h and 1F7h. Partial Secondary Hard Disk Decode. This bit is used to restrict the addresses which are decoded as secondary hard disk 4 accesses. 0: Power management monitors all reads and writes to I/O Port 170h-177h, 376h-377h (excludes writes to 377h). 1: Power management monitors only writes to I/O Port 176h and 177h. 3:2 Reserved. Must be set to 0. 1 Mouse on Serial Enable. Mouse is present on a Serial Port. 0: No. 1: Yes. If a mouse is attached to a serial port (i.e., this bit is set to 1), that port is removed from the serial device list being used to monitor serial port access for power management purposes and added to the keyboard/mouse decode. This is done because a mouse, along with the keyboard, is considered an input device and is used only to determine when to blank the screen. This bit and bit 0 of this register determine the decode used for the Keyboard/Mouse Idle Timer Count Register (F0 Index 9Eh) as well as the Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch). Mouse Port Select. Selects which serial port the mouse is attached to. 0 0: COM1 1: COM2. For more information see the description of bit 1 in this register (above). Index 94h-95h Suspend Modulation Register (R/W) Reset Value: 0000h 15:8 Suspend Signal Asserted Counter. This 8-bit counter represents the number of 32 µs intervals that the internal SUSP# signal is asserted to the GX1 module. Together with bits [7:0], perform the Suspend Modulation function for CPU power management. The ratio of SUSP# asserted-to-de-asserted sets up an effective (emulated) clock frequency, allowing the power manager to reduce GX1 module power consumption. This counter is prematurely reset if an enabled speedup event occurs (i.e., IRQ and video speedups). 7:0 Suspend Signal De-asserted Counter. This 8-bit counter represents the number of 32 µs intervals that the internal SUSP# signal is de-asserted to the GX1 module. Together with bits [15:8], perform the Suspend Modulation function for CPU power management. The ratio of SUSP# asserted-to-de-asserted sets up an effective (emulated) clock frequency, allowing the power manager to reduce GX1 module power consumption. This counter is prematurely reset if an enabled speedup event occurs (i.e., IRQ and video speedups).

Bit	Description	
Index 96h	Suspend Configuration Register (R/W)	Reset Value: 00h
7:3	Reserved. Must be set to 0.	
2	Suspend Mode Configuration. Special 3V Suspend mode to support powering down the GX1	module during Suspend.
	0: Disable.	
	1: Enable.	
1	SMI Speedup Configuration. Selects how the Suspend Modulation function should react when	
	0: Use the IRQ Speedup Timer Count Register (F0 Index 8Ch) to temporarily disable Suspend occurs.	Modulation when an SMI
	1: Disable Suspend Modulation when an SMI occurs until a read to the SMI Speedup Disable Re 08h).	egister (F1BAR0+I/O Offse
	The purpose of this bit is to disable Suspend Modulation while the GX1 module is in the System VSA and Power Management operations occur at full speed. Two methods for accomplishing the	U U
	Map the SMI into the IRQ Speedup Timer Count Register (F0 Index 8Ch).	
	- or -	
	Have the SMI disable Suspend Modulation until the SMI handler reads the SMI Speedup Disable Offset 08h). This the preferred method.	e Register (F1BAR0+I/O
	This bit has no affect if the Suspend Modulation feature is disabled (bit 0 = 0).	
0	Suspend Modulation Feature Enable. This bit is used to enable/disable the Suspend Modulat	ion feature.
	0: Disable.	
	1: Enable.	
	When enabled, the internal SUSP# signal is asserted and de-asserted for the durations program lation register (F0 Index 94h).	nmed in the Suspend Modu
	The setting of this bit is mirrored in the Top Level PME/SMI Status register (F1BAR0+I/O Offset the SMI handler to determine if the SMI Speedup Disable register (F1BAR0+I/O Offset 08h) mu	
		or be oleared on exit.
Index 97h	Reserved	Reset Value: 00h
		Reset Value: 00h Reset Value: 0000h and disk is not in use so that nactivity after which the sys
Index 98h-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk it tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an	Reset Value: 00h Reset Value: 0000h and disk is not in use so that nactivity after which the sys
Index 98h-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).	Reset Value: 00h Reset Value: 0000h and disk is not in use so tha nactivity after which the sys
Index 98h-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).           This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[0].	Reset Value: 00h Reset Value: 0000h and disk is not in use so tha nactivity after which the sys
Index 98h- 15:0	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).           This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[0].	Reset Value: 00h Reset Value: 0000h and disk is not in use so that nactivity after which the sys access occurs to the config Reset Value: 0000h s not in use so that it can be activity after which the sys-
Index 98h- 15:0 Index 9Ah-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary har it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).           This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[0].           9Bh         Floppy Disk Idle Timer Count Register (R/W)           Floppy Disk Idle Timer Count. This idle timer is used to determine when the floppy disk drive is powered down. The 16-bit value programmed here represents the period of floppy disk drive inatem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an tem is alerted via an SMI.	Reset Value: 00h Reset Value: 0000h and disk is not in use so that hactivity after which the system access occurs to the config Reset Value: 0000h s not in use so that it can be activity after which the system
Index 98h- 15:0 Index 9Ah-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).           This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[0].           9Bh         Floppy Disk Idle Timer Count. Register (R/W)           Floppy Disk Idle Timer Count. This idle timer is used to determine when the floppy disk drive is powered down. The 16-bit value programmed here represents the period of floppy disk drive inatem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured floppy drive's data port (I/O port 3F5h or 375h).	Reset Value: 00h Reset Value: 0000h and disk is not in use so that nactivity after which the sys access occurs to the config Reset Value: 0000h s not in use so that it can be activity after which the sys-
Index 98h- 15:0 Index 9Ah-	99h       Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)         Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary har it can be powered down. The 16-bit value programmed here represents the period of hard disk in term is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).         This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].         Second level SMI status is reported at F0 Index 85h/F5h[0].         9Bh       Floppy Disk Idle Timer Count Register (R/W)         Floppy Disk Idle Timer Count. This idle timer is used to determine when the floppy disk drive is powered down. The 16-bit value programmed here represents the period of floppy disk drive in a tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured floppy drive's data port (I/O port 3F5h or 375h).         This counter uses a 1 second time base. To enable this timer, set F0 Index 81h[1] = 1.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].	Reset Value: 00h Reset Value: 0000h and disk is not in use so tha nactivity after which the sys access occurs to the config Reset Value: 0000h s not in use so that it can be activity after which the sys-
Index 98h- 15:0 Index 9Ah- 15:0	99h       Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)         Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary har it can be powered down. The 16-bit value programmed here represents the period of hard disk in term is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).         This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].         Second level SMI status is reported at F0 Index 85h/F5h[0].         9Bh       Floppy Disk Idle Timer Count Register (R/W)         Floppy Disk Idle Timer Count. This idle timer is used to determine when the floppy disk drive is powered down. The 16-bit value programmed here represents the period of floppy disk drive in a tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured floppy drive's data port (I/O port 3F5h or 375h).         This counter uses a 1 second time base. To enable this timer, set F0 Index 81h[1] = 1.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].	Reset Value: 00h Reset Value: 000h rd disk is not in use so tha nactivity after which the sys access occurs to the config Reset Value: 0000h s not in use so that it can be retivity after which the sys- access occurs to the config Reset Value: 0000h erial ports are not in use so the period of inactivity for h the count value wheneve
Index 98h- 15:0 Index 9Ah- 15:0 Index 9Ch-	99h         Primary Hard Disk Idle Timer Count Register (Primary Channel) (R/W)           Primary Hard Disk Idle Timer Count. This idle timer is used to determine when the primary has it can be powered down. The 16-bit value programmed here represents the period of hard disk in tem is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured hard disk's data port (I/O port 1F0h or 3F6h).           This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[0] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[0].           9Bh         Floppy Disk Idle Timer Count Register (R/W)           Floppy Disk Idle Timer Count. This idle timer is used to determine when the floppy disk drive is powered down. The 16-bit value programmed here represents the period of floppy disk drive inate is alerted via an SMI. The timer is automatically reloaded with the count value whenever an ured floppy drive's data port (I/O port 3F5h or 375h).           This counter uses a 1 second time base. To enable this timer, set F0 Index 81h[1] = 1.           Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0].           Second level SMI status is reported at F0 Index 85h/F5h[1].           9Dh         Parallel / Serial Idle Timer Count Register (R/W)           Parallel / Serial Idle Timer Count. This idle timer is used to determine when the parallel and set that the ports can be power managed. The 16-bit value programmed in this register represents these ports after which the system is alerted via an SMI. The timer is automatically reloaded wit an access	Reset Value: 00h Reset Value: 000h rd disk is not in use so tha nactivity after which the sys access occurs to the config Reset Value: 0000h s not in use so that it can be retivity after which the sys- access occurs to the config Reset Value: 0000h erial ports are not in use so the period of inactivity for h the count value wheneve

32579B

#### Rit Description Index 9Eh-9Fh Keyboard / Mouse Idle Timer Count Register (R/W) Reset Value: 0000h 15:0 Keyboard / Mouse Idle Timer Count. This idle timer determines when the keyboard and mouse are not in use so that the LCD screen can be blanked. The 16-bit value programmed in this register represents the period of inactivity for these ports after which the system is alerted via an SMI. The timer is automatically reloaded with the count value whenever an access occurs to either the keyboard or mouse I/O address spaces (including the mouse serial port address space when a mouse is enabled on a serial port.) This counter uses a 1 second time base. To enable this timer, set F0 Index 81h[3] = 1. Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[3]. Index A0h-A1h User Defined Device 1 Idle Timer Count Register (R/W) Reset Value: 0000h 15:0 User Defined Device 1 (UDEF1) Idle Timer Count. This idle timer determines when the device configured as User Defined Device 1 (UDEF1) is not in use so that it can be power managed. The 16-bit value programmed in this register represents the period of inactivity for this device after which the system is alerted via an SMI. The timer is automatically reloaded with the count value whenever an access occurs to memory or I/O address space configured in the F0 Index C0h (Base Address register) and F0 Index CCh (Control register). This counter uses a 1 second time base. To enable this timer, set F0 Index 81h[4] = 1. Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[4]. User Defined Device 2 Idle Timer Count Register (R/W) Index A2h-A3h Reset Value: 0000h 15:0 User Defined Device 2 (UDEF2) Idle Timer Count. This idle timer determines when the device configured as UDEF2 is not in use so that it can be power managed. The 16-bit value programmed in this register represents the period of inactivity for this device after which the system is alerted via an SMI. The timer is automatically reloaded with the count value whenever an access occurs to memory or I/O address space configured in the F0 Index C4h (Base Address register) and F0 Index CDh (Control register). This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[5] = 1. Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[5]. Index A4h-A5h User Defined Device 3 Idle Timer Count Register (R/W) Reset Value: 0000h 15:0 User Defined Device 3 (UDEF3) Idle Timer Count. This idle timer determines when the device configured as UDEF3 is not in use so that it can be power managed. The 16-bit value programmed in this register represents the period of inactivity for this device after which the system is alerted via an SMI. The timer is automatically reloaded with the count value whenever an access occurs to memory or I/O address space configured in the UDEF3 Base Address Register (F0 Index C8h) and UDEF3 Control Register (F0 Index CEh). This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[6] = 1. Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[6]. Video Idle Timer Count Register (R/W) Index A6h-A7h Reset Value: 0000h 15:0 Video Idle Timer Count. This idle timer determines when the graphics subsystem has been idle as part of the Suspenddetermination algorithm. The 16-bit value programmed in this register represents the period of video inactivity after which the system is alerted via an SMI. The count in this timer is automatically reset at any access to the graphics controller space. This counter uses a 1 second timebase. To enable this timer, set F0 Index 81h[7] = 1. Since the graphics controller is embedded in the GX1 module, video activity is communicated to the Core Logic module via the serial connection (PSERIAL register, bit 0). The Core Logic module also detects accesses to standard VGA space on PCI (3Bxh, 3Cxh, 3Dxh and A000h-B7FFh) if an external VGA controller is being used. Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[7]. Index A8h-A9h Video Overflow Count Register (R/W) Reset Value: 0000h 15:0 Video Overflow Count. Each time the video speedup counter is triggered, a 100 msec timer is started. If the 100 msec timer expires before the video speedup counter lapses, the Video Overflow Count register increments and the 100 msec timer retriggers. Software clears the overflow register when new evaluations are to begin. The count contained in this register can be combined with other data to determine the type of video accesses present in the system. Index AAh-ABh Reserved Reset Value: 00h

#### Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued)

AMD Geode™ SC1200/SC1201 Processor Data Book

Bit	Description		
Index ACh	ADh Secondary Hard Disk Idle Timer Count Register (R/W)	Reset Value: 0000h	
15:0	Secondary Hard Disk Idle Timer Count. This idle timer is used to determine when the second that it can be powered down. The 16-bit value programmed in this register represents the perio which the system is alerted via an SMI. The timer is automatically reloaded with the count value to the configured hard disk's data port (I/O port 1F0h or 170h).	d of hard disk inactivity after	
	This counter uses a 1 second timebase. To enable this timer, set F0 Index 83h[7] = 1.		
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[4].		
Index AEh	CPU Suspend Command Register (WO)	Reset Value: 00h	
7:0	<b>Software CPU Suspend Command.</b> If bit 0 in the Clock Stop Control register is set low (F0 In this register causes an internal SUSP#/SUSPA# handshake with the GX1 module, placing the state. The actual data written is irrelevant. Once in this state, any unmasked IRQ or SMI releas dition.	GX1 module in a low-power	
	If F0 Index BCh[0] = 1, writing to this register invokes a full system Suspend. In this case, the internal SUSP_3V signal is asserted after the SUSP#/SUSPA# halt. Upon a Resume event, the PLL delay programmed in the F0 Index BCh[7:4] is invoked, allowing the clock chip and GX1 module PLL to stabilize before de-asserting SUSP#.		
Index AFh	Suspend Notebook Command Register (WO)	Reset Value: 00h	
7:0	<b>Software CPU Stop Clock Suspend.</b> A write to this register causes a SUSP#/SUSPA# hands the GX1 module in a low-power state. Following this handshake, the SUSP_3V signal is assert intended to be used to stop all system clocks.	/1 <b>U</b>	
	Upon a Resume event, the internal SUSP_3V signal is de-asserted. After a slight delay, the Core Logic module de-asserts the SUSP# signal. Once the clocks are stable, the GX1 module de-asserts SUSPA# and system operation resumes.		
Index B0h-	B3h Reserved	Reset Value: 00h	
Index B4h	Floppy Port 3F2h Shadow Register (RO)	Reset Value: xxh	
7:0	Floppy Port 3F2h Shadow. Last written value of I/O Port 3F2h. Required for support of FDC power On/Off and 0V Suspend/Resume coherency.		
	This register is a copy of an I/O register which cannot safely be directly read. The value in this register is not deterministic of when the register is being read. It is provided here to assist in a Suspend-to-Disk operation.		
	when the register is being read. It is provided here to assist in a Suspend-to-Disk operation.	egister is not deterministic of	
Index B5h	when the register is being read. It is provided here to assist in a Suspend-to-Disk operation. Floppy Port 3F7h Shadow Register (RO)	egister is not deterministic of Reset Value: xxh	
<b>Index B5h</b> 7:0		Reset Value: xxh	
	Floppy Port 3F7h Shadow Register (RO) Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p	Reset Value: xxh	
7:0	Floppy Port 3F7h Shadow Register (RO) Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p pend/Resume coherency. This register is a copy of an I/O register which cannot safely be directly read. The value in this re	Reset Value: xxh	
	Floppy Port 3F7h Shadow Register (RO) Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p pend/Resume coherency. This register is a copy of an I/O register which cannot safely be directly read. The value in this re when the register is being read. It is provided here to assist in a Suspend-to-Disk operation.	Reset Value: xxh power On/Off and 0V Sus- egister is not deterministic of Reset Value: xxh	
7:0 Index B6h	Floppy Port 3F7h Shadow Register (RO) Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p pend/Resume coherency. This register is a copy of an I/O register which cannot safely be directly read. The value in this re when the register is being read. It is provided here to assist in a Suspend-to-Disk operation. Floppy Port 372h Shadow Register (RO) Floppy Port 372h Shadow. Last written value of I/O Port 372h. Required for support of FDC p	Reset Value: xxh power On/Off and 0V Sus- egister is not deterministic of Reset Value: xxh power On/Off and 0V Sus-	
7:0 Index B6h	Floppy Port 3F7h Shadow Register (RO)         Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p         pend/Resume coherency.         This register is a copy of an I/O register which cannot safely be directly read. The value in this rewhen the register is being read. It is provided here to assist in a Suspend-to-Disk operation.         Floppy Port 372h Shadow Register (RO)         Floppy Port 372h Shadow. Last written value of I/O Port 372h. Required for support of FDC p         pend/Resume coherency.         This register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly read. The value in this register is a copy of an I/O register which cannot safely be directly register is a copy of an I/O register which cannot safely be directly register is a copy of an I/O register which cannot safely be directly register is a copy of an	Reset Value: xxh power On/Off and 0V Sus- egister is not deterministic of Reset Value: xxh power On/Off and 0V Sus-	
7:0 Index B6h 7:0	Floppy Port 3F7h Shadow Register (RO) Floppy Port 3F7h Shadow. Last written value of I/O Port 3F7h. Required for support of FDC p pend/Resume coherency. This register is a copy of an I/O register which cannot safely be directly read. The value in this re when the register is being read. It is provided here to assist in a Suspend-to-Disk operation. Floppy Port 372h Shadow. Last written value of I/O Port 372h. Required for support of FDC p pend/Resume coherency. This register is a copy of an I/O register which cannot safely be directly read. The value in this re when the register is a copy of an I/O register which cannot safely be directly read. The value in this re when the register is being read. It is provided here to assist in a Suspend-to-Disk operation.	Reset Value: xxh power On/Off and 0V Sus- egister is not deterministic of Reset Value: xxh power On/Off and 0V Sus- egister is not deterministic of Reset Value: xxh	

32579B

#### Rit Description Index B8h **DMA Shadow Register (RO)** Reset Value: xxh 7:0 **DMA Shadow.** This 8-bit port sequences through the following list of shadowed DMA Controller registers. At power on, a pointer starts at the first register in the list and continuing through the other registers in subsequent reads according to the read sequence. A write to this register resets the read sequence to the first register. Each shadow register in the sequence contains the last data written to that location. The read sequence for this register is: 1. DMA Channel 0 Mode Register 2. DMA Channel 1 Mode Register 3. DMA Channel 2 Mode Register 4. DMA Channel 3 Mode Register 5. DMA Channel 4 Mode Register 6. DMA Channel 5 Mode Register 7. DMA Channel 6 Mode Register 8. DMA Channel 7 Mode Register 9. DMA Channel Mask Register (bit 0 is channel 0 mask, etc.) 10. DMA Busy Register (bit 0 or 1 means a DMA occurred within last 1 msec, all other bits are 0) PIC Shadow Register (RO) Index B9h Reset Value: xxh 7:0 PIC Shadow. This 8-bit port sequences through the following list of shadowed Interrupt Controller registers. At power on, a pointer starts at the first register in the list and continuing through the other registers in subsequent reads according to the read sequence. A write to this register resets the read sequence to the first register. Each shadow register in the sequence contains the last data written to that location. The read sequence for this register is: 1. PIC1 ICW1 2. PIC1 ICW2 3. PIC1 ICW3 4. PIC1 ICW4 - Bits [7:5] of ICW4 are always 0. 5. PIC1 OCW2 - Bits [6:3] of OCW2 are always 0 (See Note). 6. PIC1 OCW3 - Bits [7:4] are 0 and bits [6:3] are 1. 7. PIC2 ICW1 8. PIC2 ICW2 9. PIC2 ICW3 10. PIC2 ICW4 - Bits [7:5] of ICW4 are always 0. 11. PIC2 OCW2 - Bits [6:3] of OCW2 are always 0 (See Note). 12. PIC2 OCW3 - Bits [7:4] are 0 and bits [6:3] are 1. Note: To restore OCW2 to the shadow register value, write the appropriate address twice. First with the shadow register value, then with the shadow register value ORed with C0h. Index BAh PIT Shadow Register (RO) **Reset Value: xxh** 7:0 PIT Shadow. This 8-bit port sequences through the following list of shadowed Programmable Interval Timer registers. At power on, a pointer starts at the first register in the list and continuing through the other registers in subsequent reads according to the read sequence. A write to this register resets the read sequence to the first register. Each shadow register in the sequence contains the last data written to that location. The read sequence for this register is: 1. Counter 0 LSB (least significant byte) 2. Counter 0 MSB 3. Counter 1 I SB 4. Counter 1 MSB 5. Counter 2 LSB 6. Counter 2 MSB 7. Counter 0 Command Word 8. Counter 1 Command Word 9. Counter 2 Command Word The LSB/MSB of the count is the Counter base value, not the current value. Note: Bits [7:6] of the command words are not used.

	Description			
Index BE	3h	RTC Index Shade	ow Register (RO)	Reset Value: xxh
7:0	RTC Index Shadow. T	ne RTC Shadow register conta	ins the last written value of the	e RTC Index register (I/O Port 070h).
Index BC	Ch	Clock Stop Contr	ol Register (R/W)	Reset Value: 00h
7:4	SUSP# signal is de-ass		delay is designed to allow the	a break event occurs before the internal e clock chip and CPU PLL to stabilize
	The 4-bit field allows va 0000: 0 msec 0001: 1 msec 0010: 2 msec 0011: 3 msec	lues from 0 to 15 msec. 0100: 4 msec 0101: 5 msec 0110: 6 msec 0111: 7 msec	1000: 8 msec 1001: 9 msec 1010: 10 msec 1011: 11 msec	1100: 12 msec 1101: 13 msec 1110: 14 msec 1111: 15 msec
3:1	Reserved. Set to 0.			
0	CPU Clock Stop.			
	0: Normal internal SU	SP#/SUSPA# handshake.		
	1: Full system Susper	d.		
	assert after the appropriat	•	em clocks. A delay of 0-15 ms	ng bit 0 causes the SUSP_3V signal to sec is programmable (bits [7:4]) to allow tem.
	A write to the CPU Suspen	nd Command register (F0 Inde	x AEh) with bit 0 written as:	
	0: Internal SUSP#/SUSPA	# handshake occurs. The GX1	I module is put into a low-pow	er state, and the system clocks are not
	: Internal SUSP#/SUSPA# handshake occurs. The GX1 module is put into a low-power state, and the system clocks are not topped. When a break/resume event occurs, it releases the CPU halt condition.			
		,	the CPU halt condition.	
	1: Internal SUSP#/SUSPA GX1 module and system of	# handshake occurs and the S locks are stopped). When a bi	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the
	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal.	# handshake occurs and the S locks are stopped). When a bi	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay
	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh	# handshake occurs and the S clocks are stopped). When a bi are invoked which allows the o	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the
Index BE	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some	# handshake occurs and the S clocks are stopped). When a bi are invoked which allows the o Rese User Defined Device 1 Bas Base Address. This 32-bit reg	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P erved se Address Register (R/W) gister supports power manager ne value in this register is used	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the <b>Reset Value: 000</b> <b>Reset Value: 0000000h</b> ment (Trap and Idle timer resources) for d as the address comparator for the
Index BE Index C0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module	# handshake occurs and the S clocks are stopped). When a bi are invoked which allows the Rese User Defined Device 1 Bas Base Address. This 32-bit reg other device in the system. The The device can be memory or	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_: clock chip and GX1 module P erved se Address Register (R/W) gister supports power manager ne value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actua	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the <b>Reset Value: 000</b> <b>Reset Value: 0000000h</b> ment (Trap and Idle timer resources) for d as the address comparator for the
Index BE Index C0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot	# handshake occurs and the S clocks are stopped). When a bi are invoked which allows the o Rese User Defined Device 1 Bas Base Address. This 32-bit reg e other device in the system. The The device can be memory or a cannot snoop addresses on the	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P erved se Address Register (R/W) gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actua devices on the Fast-PCI bus.	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the <b>Reset Value: 00h</b> <b>Reset Value: 0000000h</b> ment (Trap and Idle timer resources) for d as the address comparator for the Index CCh).
Index BI Index C0 31:0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot Ih-C7h User Defined Device 2 a PCMCIA slot or some	# handshake occurs and the S clocks are stopped). When a bi- are invoked which allows the o Rese User Defined Device 1 Bas Base Address. This 32-bit reg other device in the system. The The device can be memory or cannot snoop addresses on the support power management of User Defined Device 2 Bas Base Address. This 32-bit reg	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_: clock chip and GX1 module P erved se Address Register (R/W) gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actua i devices on the Fast-PCI bus. Se Address Register (R/W) gister supports power manager he value in this register is used	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the <b>Reset Value: 000</b> <b>Reset Value: 0000000h</b> ment (Trap and Idle timer resources) for d as the address comparator for the Index CCh). ally claims the cycle. Therefore, Traps <b>Reset Value: 0000000h</b> ment (Trap and Idle timer resources) for d as the address comparator for the
Index BE Index CO 31:0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot Hh-C7h User Defined Device 2 a PCMCIA slot or some device trap/timer logic. The Core Logic module	# handshake occurs and the S clocks are stopped). When a but are invoked which allows the of <b>Rese</b> User Defined Device 1 Base Base Address. This 32-bit rest other device in the system. The the device can be memory or a cannot snoop addresses on the support power management of User Defined Device 2 Base Base Address. This 32-bit rest other device in the system. The the device can be memory or	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P erved se Address Register (R/W) gister supports power manager he value in this register is used i devices on the Fast-PCI bus. Se Address Register (R/W) gister supports power manager he value in this register is used i devices no the Fast-PCI bus. Se Address Register (R/W) gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actual	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the Reset Value: 000 Reset Value: 0000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CCh). ally claims the cycle. Therefore, Traps Reset Value: 0000000h ment (Trap and Idle timer resources) for d as the address comparator for the
Index BE Index CO 31:0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot User Defined Device 2 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot	# handshake occurs and the S clocks are stopped). When a bi- are invoked which allows the o Rese User Defined Device 1 Bas Base Address. This 32-bit reg other device in the system. The the device can be memory or cannot snoop addresses on the support power management of User Defined Device 2 Base Base Address. This 32-bit reg other device in the system. The the device can be memory or cannot snoop addresses on the support power management of User Defined Device 2 Base cother device in the system. The the device can be memory or cannot snoop addresses on the cannot snoop addresses on the	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_3 clock chip and GX1 module P <b>arved</b> <b>ae Address Register (R/W)</b> gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actual devices on the Fast-PCI bus. <b>ae Address Register (R/W)</b> gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actual devices on the Fast-PCI bus. I/O mapped (configured in F0 he Fast-PCI bus unless it actual devices on the Fast-PCI bus.	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the Reset Value: 000 Reset Value: 0000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CCh). ally claims the cycle. Therefore, Traps Reset Value: 0000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CDh).
Index BI Index CO 31:0 Index C4 31:0	1: Internal SUSP#/SUSPA GX1 module and system of programmed in bits [7:4] internal SUSP# signal. Dh-BFh Dh-C3h User Defined Device 1 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot Ih-C7h User Defined Device 2 a PCMCIA slot or some device trap/timer logic. The Core Logic module and Idle timers cannot Bh-CBh User Defined Device 3 a PCMCIA slot or some	# handshake occurs and the S clocks are stopped). When a bit are invoked which allows the other device which allows the other device in the system. The device can be memory or a cannot snoop addresses on the support power management of User Defined Device 2 Base Address. This 32-bit rege other device in the system. The device can be memory or a cannot snoop addresses on the support power management of User Defined Device 2 Base Address. This 32-bit rege other device in the system. The device can be memory or a cannot snoop addresses on the support power management of User Defined Device 3 Base Address. This 32-bit rege other device and be memory or a cannot snoop addresses on the support power management of User Defined Device 3 Base Address. This 32-bit regeres. This 32-bit regeres and the system. The device and the system of User Defined Device 3 Base Address. This 32-bit regeres and the system. The device and the system of User Defined Device 3 Base Address. This 32-bit regeres and the system. The device and the system of User Defined Device 3 Base Address. This 32-bit regeres and the system. The device 3 Base Address. This 32-bit regeres and the system. The device 3 Base 3 Base Address. This 32-bit regeres and the system. The device 3 Base 3 Base Address and the system. The device 3 Base 3 Base Address and the system. The device 3 Base 3 Base Address and the system. The device 3 Base 3	the CPU halt condition. USP_3V signal is asserted, the reak event occurs, the SUSP_: clock chip and GX1 module P <b>rved</b> <b>se Address Register (R/W)</b> gister supports power manager ne value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actual devices on the Fast-PCI bus. <b>se Address Register (R/W)</b> gister supports power manager he value in this register is used I/O mapped (configured in F0 he Fast-PCI bus unless it actual devices on the Fast-PCI bus. <b>se Address Register (R/W)</b> gister supports power manager he value in this register is used idevices on the Fast-PCI bus. <b>se Address Register (R/W)</b> gister supports power manager he value in this register is used	us invoking a full system Suspend (both 3V signal is de-asserted, the PLL delay PLL to stabilize before de-asserting the Reset Value: 000 Reset Value: 00000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CCh). ally claims the cycle. Therefore, Traps Reset Value: 00000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CDh). ally claims the cycle. Therefore, Traps Reset Value: 00000000h ment (Trap and Idle timer resources) for d as the address comparator for the Index CDh). ally claims the cycle. Therefore, Traps

32579B

	Description		
Index CCh		User Defined Device 1 Control Register (R/W)	Reset Value: 00h
7	Memory or I/O Mapped.	Determines how User Defined Device 1 is mapped.	
	0: I/O.		
	1: Memory.		
6:0	Mask.		
	If bit $7 = 0$ (I/O):		
		isable write cycle tracking nable write cycle tracking	
		isable read cycle tracking nable read cycle tracking	
	Bits [4:0] Mask	k for address bits A[4:0]	
	If bit 7 = 1 (Memory):		
	Bits [6:0] Mask	k for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0]	] are ignored.
	Note: A "1" in a mask	bit means that the address bit is ignored for comparison.	
ndex CDh		User Defined Device 2 Control Register (R/W)	Reset Value: 00h
7	Memory or I/O Mapped.	determines how User Defined Device 2 is mapped.	
	0: I/O		
	1: Memory		
6:0	Mask.		
	If bit 7 = 0 (I/O):		
		isable write cycle tracking nable write cycle tracking	
		isable read cycle tracking nable read cycle tracking	
	Bits [4:0] Mask	k for address bits A[4:0]	
	If bit 7 = 1 (Memory):		
	Bits [6:0] Mask	k for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0]	] are ignored.
	Note: A "1" in a mask	bit means that the address bit is ignored for comparison.	
ndex CEh		User Defined Device 3 Control Register (R/W)	Reset Value: 00h
	Manager 1/0 Manager		
7	memory or I/O mapped.	. Determines how User Defined Device 3 is mapped.	
7	0: I/O.	. Determines how User Defined Device 3 is mapped.	
7		. Determines how User Defined Device 3 is mapped.	
7 6:0	0: I/O.	. Determines how User Defined Device 3 is mapped.	
	0: I/O. 1: Memory.	. Determines how User Defined Device 3 is mapped.	
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Di	isable write cycle tracking nable write cycle tracking	
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Di 1: Er Bit 5 0: Di	isable write cycle tracking	
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Di 1: Er Bit 5 0: Di 1: Er	isable write cycle tracking nable write cycle tracking isable read cycle tracking	
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Di 1: Er Bit 5 0: Di 1: Er	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking	
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Dia 1: Er Bit 5 0: Dia 1: Er Bits [4:0] Mask If bit 7 = 1 (Memory):	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking	] are ignored.
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Din 1: Er Bit 5 0: Din 1: Er Bits [4:0] Mask If bit 7 = 1 (Memory): Bits [6:0] Mask	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking k for address bits A[4:0]	] are ignored.
6:0	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Din 1: Er Bit 5 0: Din 1: Er Bits [4:0] Mask If bit 7 = 1 (Memory): Bits [6:0] Mask	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking k for address bits A[4:0] k for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0]	] are ignored. <b>Reset Value: 00</b> h
	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Din 1: Er Bit 5 0: Din 1: Er Bits [4:0] Mask If bit 7 = 1 (Memory): Bits [6:0] Mask	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking k for address bits A[4:0] k for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0] bit means that the address bit is ignored for comparison.	
6:0	0: I/O. 1: Memory. Mask. If bit 7 = 0 (I/O): Bit 6 0: Di 1: Er Bit 5 0: Di 1: Er Bits [4:0] Mask If bit 7 = 1 (Memory): Bits [6:0] Mask Note: A "1" in a mask	isable write cycle tracking nable write cycle tracking isable read cycle tracking nable read cycle tracking k for address bits A[4:0] k for address memory bits A[15:9] (512 bytes min. and 64 KB max.) A[8:0] bit means that the address bit is ignored for comparison. Reserved Software SMI Register (WO) o this location generates an SMI. The data written is irrelevant. This register	Reset Value: 00h Reset Value: 00h

# Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued)

AMD Geode™ SC1200/SC1201 Processor Data Book

Bit	Description	
Index EC	Ch Timer Test Register (R/W)	Reset Value: 00h
7:0	<b>Timer Test Value.</b> The Timer Test register is intended only for test and debug purposes. It is n tional timebases. For normal operation, never write to this register.	ot intended for setting opera
Index ED	h-F3h Reserved	Reset Value: 00h
Index F4	h Second Level PME/SMI Status Register 1 (RC)	Reset Value: 00h
The bits i	n this register contain second level status reporting. Top level status is reported in F1BAR0+I/O O	ffset 00h/02h[0].
Reading	this register clears the status at both the second and top levels.	
	nly "Mirror" version of this register exists at F0 Index 84h. If the value of the register must be read indicate a consequently de-asserting SMI), F0 Index 84h can be read instead.	without clearing the SMI
7:3	Reserved. Reads as 0.	
2	GPWIO2 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPW	/IO2 pin.
	0: No.	
	1: Yes.	
	To enable SMI generation:	
	1) Ensure that GPWIO2 is enabled as an input: F1BAR1+I/O Offset $15h[2] = 0$ .	
1	<ul> <li>2) Set F1BAR1+I/O Offset 15h[6] = 1 to allow SMI generation.</li> <li>GPWIO1 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPW</li> </ul>	//01 nin
I	0: No.	no i pin.
	1: Yes.	
	To enable SMI generation: 1) Ensure that GPWIO1 is enabled as an input: F1BAR1+I/O Offset 15h[1] = 0.	
	2) Set F1BAR1+I/O Offset 15h[5] to 1 to allow SMI generation.	
0	GPWIO0 SMI Status. Indicates whether or not an SMI was caused by a transition on the GPW	/IO0 pin.
	0: No	
	1: Yes	
	To enable SMI generation: 1) Ensure that GPWIO0 is enabled as an input: F1BAR1+I/O Offset 15h[0] = 0.	
	2) Set F1BAR1+I/O Offset 15h[4] to 1 to allow SMI generation.	
Index F5		Reset Value: 00h
	n this register contain second level status reporting. Top level status is reported in F1BAR0+I/O O	ffset 00h/02h[0].
0	this register clears the status at both the second and top levels.	
	nly "Mirror" version of this register exists at F0 Index 85h. If the value of the register must be read in nd consequently de-asserting SMI), F0 Index 85h can be read instead.	without clearing the SMI
7	Video Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Vieter, (F0 Index A6h).	deo Idle Timer Count Regis
	0: No.	
	1: Yes.	
	To enable SMI generation, set F0 Index 81h[7] = 1.	
6	<b>User Defined Device Idle Timer 3 (UDEF3) SMI Status.</b> Indicates whether or not an SMI was Defined Device 3 (UDEF3) Idle Timer Count Register (F0 Index A4h).	caused by expiration of Use
	0: No.	
	1: Yes.	
	To enable SMI generation, set F0 Index 81h[6] = 1.	
5	<b>User Defined Device Idle Timer 2 (UDEF2) SMI Status.</b> Indicates whether or not an SMI was Defined Device 2 (UDEF2) Idle Timer Count Register (F0 Index A2h).	caused by expiration of Use
	0: No.	
	1: Yes.	
	To enable SMI generation, set F0 Index 81h[5] = 1.	

Bit	Description
4	User Defined Device Idle Timer 1 (UDEF1) SMI Status. Indicates whether or not an SMI was caused by expiration of User Defined Device 1 (UDEF1) Idle Timer Count Register (F0 Index A0h).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[4] = 1.
3	Keyboard/Mouse Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Keyboard/ Mouse Idle Timer Count Register (F0 Index 9Eh).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[3] = 1.
2	Parallel/Serial Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[2] = 1.
1	Floppy Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Floppy Disk Idle Timer Count Register (F0 Index 9Ah).
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 81h[1] = 1.
0	
0	Hard Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Hard Disk Idle Timer Count Register (F0 Index 98h).
U	
U	Register (F0 Index 98h).
U	Register (F0 Index 98h). 0: No.
	Register (F0 Index 98h). 0: No. 1: Yes.
ndex F6h	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.
Index F6h The bits in	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h
Index F6h The bits in Reading th A read-only	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].
Index F6h The bits in Reading th A read-only	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI
Index F6h The bits in Reading th A read-only source (and	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.
Index F6h The bits in Reading th A read-only source (and	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap
Index F6h The bits in Reading th A read-only source (and	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.
Index F6h The bits in Reading th A read-only source (and	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         tis register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.
Index F6h The bits in Reading th A read-only source (and 7	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.       To enable SMI generation, set F0 Index 82h[7] = 1.
Index F6h The bits in Reading th A read-only source (and 7	Register (F0 Index 98h).         0: No.       1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)       Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.       To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O access to I/O acce
Index F6h The bits in Reading th A read-only source (and 7	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the second are disk.
Index F6h The bits in Reading th A read-only source (and 7	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.         0: No.
Index F6h The bits in Reading th A read-only source (and 7	Register (F0 Index 98h).       0: No.         1: Yes.       To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.         0: No.       1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.         O: No.         1: Yes.
Index F6h The bits in Reading th A read-only source (and 7 7 6 5	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI         d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap         0: No.         1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.         0: No.       1: Yes.         To enable SMI generation, set F0 Index 83h[6] = 1.         Secondary Hard Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Secondary
Index F6h The bits in Reading th A read-only source (and 7 7 6 5	Register (F0 Index 98h).         0: No.         1: Yes.         To enable SMI generation, set F0 Index 81h[0] = 1.         Second Level PME/SMI Status Register 3 (RC)         Reset Value: 00h         this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].         is register clears the status at both the second and top levels.         y "Mirror" version of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 86h can be read instead.         Video Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the Video I/O Trap 0: No.         1: Yes.         To enable SMI generation, set F0 Index 82h[7] = 1.         Reserved. Reads as 0.         Secondary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the secondary hard disk.         0: No.       1: Yes.         To enable SMI generation, set F0 Index 83h[6] = 1.         Secondary Hard Disk Idle Timer SMI Status. Indicates whether or not an SMI was caused by expiration of Secondary Hard Disk Idle Timer Count register (F0 Index ACh).

Bit	Description
3	Keyboard/Mouse Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the
	keyboard or mouse.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[3] = 1.
2	Parallel/Serial Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to either the serial or parallel ports.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[2] =1.
1	Floppy Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the floppy disk.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[1] = 1.
0	Primary Hard Disk Access Trap SMI Status. Indicates whether or not an SMI was caused by a trapped I/O access to the primary hard disk.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 82h[0] = 1.
ndex F7h	Second Level PME/SMI Status Register 4 (RC) Reset Value: 00h
The bits ir	this register contain second level status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[0].
-	is register clears the status at both the second and top levels except for bit 7 which has a third level of status reporting at /O 0Ch/1Ch.
	y "Mirror" version of this register exists at F0 Index 87h. If the value of the register must be read without clearing the SMI d consequently de-asserting SMI), F0 Index 87h can be read instead.
7	GPIO Event SMI Status (Read Only, Read does not Clear). Indicates whether or not an SMI was caused by a transition of any of the GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0).
	0: No.
	1: Yes.
	To enable SMI generation, set F1BAR1+I/O Offset 0Ch[0] = 0.
	F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled to generate a PME and setting F1BAR1+I/O Offset 0Ch[0] = 0 enables the PME to generate an SMI. In addition, the selected GPIO must be enabled as an input (F0BAR0+I/O Offset 20h and 24h).
	The next level (third level) of SMI status is at F0BAR0+I/O 0Ch/1Ch.
6	Thermal Override SMI Status. Indicates whether or not an SMI was caused by an assertion of the THRM#.
	0: No.
	1: Yes.
	To enable SMI generation set F0 Index 83h[4] = 1.
5:4	Reserved. Read as 0.
3	SIO PWUREQ SMI Status. Indicates whether or not an SMI was caused by a power-up event from the SIO.
	0: No.
	1: Yes.
	A power-up event is defined as any of the following events/activities: — RI2#
	- SDATA_IN2
	— IRRX1 (CEIR)

Bit	Description
2	<b>Codec SDATA_IN SMI Status.</b> Indicates whether or not an SMI was caused by AC97 Codec producing a positive edge on SDATA_IN.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 80h[5] = 1.
1	RTC Alarm (IRQ8#) SMI Status. Indicates whether or not an SMI was caused by an RTC interrupt.
	0: No.
	1: Yes.
	This SMI event can only occur while in 3V Suspend and an RTC interrupt occurs and F1BAR1+I/O Offset 0Ch[0] = 0.
0	<b>ACPI Timer SMI Status.</b> Indicates whether or not an SMI was caused by an ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch) MSB toggle.
	0: No.
	1: Yes.
	To enable SMI generation, set F0 Index 83h[5] = 1.
Index F8h	-FFh Reserved Reset Value: 00h

### 6.4.1.1 GPIO Support Registers

F0 Index 10h, Base Address Register 0 (F0BAR0) points to the base address of where the GPIO runtime and configu-

ration registers are located. Table 6-29 gives the bit formats of I/O mapped registers accessed through F0BAR0.

# Table 6-30. F0BAR0+I/O Offset: GPIO Configuration Registers

Bit	Description	
Offset 00h	h-03h GPD00 — GPIO Data Out 0 Register (R/W)	Reset Value: FFFFFFFh
31:0	<b>GPIO Data Out.</b> Bits [31:0] of this register correspond to GPIO31-GPIO0 signal mines the value driven on the corresponding GPIO signal when its output buffe written data unless the bit is locked by the GPIO Configuration register Lock bit bit returns the value, regardless of the signal value and configuration.	r is enabled. Writing to the bit latches the
	0: Corresponding GPIO signal is driven to low when output enabled.	
	1: Corresponding GPIO signal is driven or released to high (according to buffer put is enabled.	r type and static pull-up selection) when out
Offset 04h	h-07h GPDI0 — GPIO Data In 0 Register (RO)	Reset Value: FFFFFFFh
31:0	<b>GPIO Data In.</b> Bits [31:0] of this register correspond to GPIO31-GPIO0 signals, value of the corresponding GPIO signal, regardless of the signal configuration at 00h) value.	
	Writes to this register are ignored.	
	0: Corresponding GPIO signal level is low.	
	1: Corresponding GPIO signal level is high.	
Offset 08h	n-0Bh GPIEN0 — GPIO Interrupt Enable 0 Register (R/W	/) Reset Value: 00000000h
31:16	Reserved. Must be set to 0.	
15:0	<ul> <li>GPIO Power Management Event (PME) Enable. Bits [15:0] correspond to GP allows PME generation by the corresponding GPIO signal.</li> <li>0: Disable PME generation.</li> </ul>	IO15-GPIO0 signals, respectively. Each bi
	1: Enable PME generation.	
	Notes: 1) All of the enabled GPIO PMEs are always reported at F1BAR1+I/0	O Offset 10h[3].
	2) Any enabled GPIO PME can be selected to generate an SCI or SI	MI at F1BAR1+I/O Offset 0Ch[0].
	If SCI is selected, then the individually selected GPIO PMEs are g F1BAR1+I/O Offset 12h[3] and the status is reported at F1BAR1+	, ,
	If SMI is selected, the individually selected GPIO PMEs generate F1BAR0+I/O Offset 00h/02h[0].	an SMI and the status is reported at
Offset 0Cl	h-0Fh GPST0 — GPIO Status 0 Register (R/W1C)	Reset Value: 00000000h
31:16	Reserved. Must be set to 0.	
15:0	<b>GPIO Status</b> . Bits [15:0] correspond to GPIO15-GPIO0 signals, respectively. E the edge (rising/falling on the GPIO signal) that is programmed in F0BAR0+I/O F0BAR0+I/O Offset 08h is set, this edge generates a PME.	•
	0: No active edge detected since the bit was last cleared.	
	1: Active edge detected.	
	Writing 1 to the a Status bit clears it to 0.	
	This is the third level of SMI status reporting to the second level at F0 Index 871 Offset 00h/02h[0]. Clearing the third level also clears the second and top levels.	
	This is the second level of SCI status reporting to the top level at F1BAR1+Offse the this level and the top level (i.e., the top level is not automatically cleared wh	

32579B

#### Bit Description Offset 10h-13h GPDO1 — GPIO Data Out 1 Register (R/W) **Reset Value: FFFFFFFh** GPIO Data Out, Bits [31:0] of this register correspond to GPIO63-GPIO32 signals, respectively. The value of each bit deter-31:0 mines the value driven on the corresponding GPIO signal when its output buffer is enabled. Writing to the bit latches the written data unless the bit is locked by the GPIO Configuration register Lock bit (F0BAR0+I/O Offset 24h[3]). Reading the bit returns the value, regardless of the signal value and configuration. 0: Corresponding GPIO signal driven to low when output enabled. 1: Corresponding GPIO signal driven or released to high (according to buffer type and static pull-up selection) when output enabled. Offset 14h-17h GPDI1 — GPIO Data In 1 Register (RO) Reset Value: FFFFFFFh 31:0 GPIO Data In. Bits [31:0] of this register correspond to GPIO63-GPIO32 signals, respectively. Reading each bit returns the value of the corresponding GPIO signal, regardless of the signal configuration and the GPDO1 register (F0BAR0+I/O Offset 10h) value. Writes to this register are ignored. 0: Corresponding GPIO signal level low. 1: Corresponding GPIO signal level high. Offset 18h-1Bh GPIEN1 — GPIO Interrupt Enable 1 Register (R/W) Reset Value: 0000000h 31:16 Reserved. Must be set to 0. 15:0 GPIO Power Management Event (PME) Enable. Bits [15:0] of this register correspond to GPIO47-GPIO32 signals, respectively. Each bit allows PME generation by the corresponding GPIO signal. 0: Disable PME generation. 1: Enable PME generation. Notes: 1) All of the enabled GPIO PMEs are always reported at F1BAR1+I/O Offset 10h[3]. 2) Any enabled GPIO PME can be selected to generate an SCI or SMI at F1BAR1+I/O Offset 0Ch[0]. If SCI is selected, the individually selected GPIO PMEs are globally enabled for SCI generation at F1BAR1+I/ O Offset 12h[3] and the status is reported at F1BAR1+I/O Offset 10h[3]. If SMI is selected, the individually selected GPIO PMEs generate an SMI and the status is reported at F1BAR0+I/O Offset 00h/02h[0] Offset 1Ch-1Fh GPST1 — GPIO Status 1 Register (R/W1C) Reset Value: 0000000h 31:16 Reserved. Must be set to 0. 15:0 GPIO Status. Bits [15:0] correspond to GPIO47-GPIO32 signals, respectively. Each bit reports a 1 when hardware detects the edge (rising/falling on the GPIO signal) that is programmed in F0BAR0+I/O Offset 24h[5]. If the corresponding bit in F0BAR0+I/O Offset 18h is set, this edge generates a PME. 0: No active edge detected since the bit was last cleared. 1: Active edge detected. Writing 1 to the a Status bit clears it to 0. This is the third level of SMI status reporting to the second level at F0 Index 87h/F7h[7] and the top level at F1BAR0+I/O Offset 00h/02h[0]. Clearing the third level also clears the second and top levels. This is the second level of SCI status reporting to the top level at F1BAR1+Offset 10h[3]. The status must be cleared at both the this level and the top level (i.e., the top level is not automatically cleared when a bit in this register is cleared) Offset 20h-23h Reset Value: 0000000h **GPIO Signal Configuration Select Register (R/W)** 31:6 Reserved. Must be set to 0.

### Table 6-30. F0BAR0+I/O Offset: GPIO Configuration Registers (Continued)

Bit	Description		
5:0	Signal Select. Selects the GPIO signal to be configured in the Bank selected via bit 5 setting (i.e., Bank 0 or Bank 1). See Table 4-2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72 for GPIO ball muxing options. GPIOs without an associated ball number are not available externally.		
	Bank 0		
	000000 = GPIO0 (ball D11)	010000 = GPIO16 (ball V31)	
	000001 = GPIO1 (balls D10, N30)	010001 = GPIO17 (ball A10)	
	000010 = GPIO2	010010 = GPIO18 (ball AG1)	
	000011 = GPIO3	010011 = GPIO19 (ball C9)	
	000100 = GPIO4	010100 = GPIO20 (balls A9, N31)	
	000101 = GPIO5	010101 = GPIO21	
	000110 = GPIO6 (ball D28)	010110 = GPIO22	
	000111 = GPIO7 (ball C30)	010111 = GPIO23	
	001000 = GPIO8 (ball C31)	011000 = GPIO24	
	001001 = GPIO9 (ball C28)	011001 = GPIO25	
	001010 = GPIO10 (ball B29)	011010 = GPIO26	
	001011 = GPIO11 (ball AJ8)	011011 = GPIO27	
	001100 = GPIO12 (ball N29)	011100 = GPIO28	
	001101 = GPIO13 (ball M29)	011101 = GPIO29	
	001110 = GPIO14 (ball D9)	011110 = GPIO30	
	001111 = GPIO15 (ball A8)	011111 = GPIO31	
	Bank 1 100000 = GPIO32 (ball M28)	110000 = GPIO48	
	100001 = GPIO33 (ball L31)	110001 = GPIO49	
	100010 = GPIO34 (ball L30)	110010 = GPIO50	
	100011 = GPIO35 (ball L29)	110011 = GPIO51	
	100100 = GPIO36 (ball L28)	110100 = GPIO52	
	100101 = GPIO37 (ball K31)	110101 = GPIO53	
	100110 = GPIO38 (ball K28)	110101 = GPIO54	
	100111 = GPIO39 (ball J31)	110111 = GPIO55	
	101000 = GPIO40 (ball Y3)	111000 = GPIO56	
	101001 = GPIO41 (ball W4)	111001 = GPIO57	
	101010 = GPIO42	111010 = GPI058	
	101011 = GPIO43	111011 = GPIO59	
	101100 = GPIO44	111100 = GPIO60	
	101101 = GPIO45	111101 = GPIO61	
	101110 = GPIO46	111110 = GPIO62	
	101111 = GPIO47	111111 = GPIO63 (Note)	
	Note: GPIO63 can be used to generate the PWRBTN# input signal. See PWRBTN# signal description in Section 3.4.16 "Power Management Interface Signals" on page 65.		
Offset 24	n-27h GPIO Signal Configu	Iration Access Register (R/W) Reset Value: 00000044h	
This regist (above).	ter is used to indicate configuration for the GPIO signal that is selected in the GPIO Signal Configuration Select Register		
Note: P	ME debouncing, polarity, and edge/level configu	ration is only applicable on GPIO0-GPIO15 signals (Bank 0 = 00000 to	
0	01111) and on GPIO32-GPIO47 signals (Bank 1 settings of 00000 to 01111). The remaining GPIOs (GPIO16-GPIO31 and GPIO48-GPIO63) can not generate PMEs, therefore these bits have no function and read 0.		
31:7	Reserved. Must be set to 0.		
6	PME Debounce Enable. Enables/disables IRQ	debounce (debounce period = 16 ms).	
	0: Disable.		
	1: Enable. (Default).		
		r more information about the default value of this bit.	
5		hat issues a PME from the selected GPIO signal (falling/low or rising/high).	
	0: Falling edge or low level input. (Default)		
	1: Rising edge or high level input.	e more information about the default value of this hit	
	See the note in the description of this register for	r more information about the default value of this bit.	

# Table 6-30. F0BAR0+I/O Offset: GPIO Configuration Registers (Continued)

Bit	Description
4	PME Edge/Level Select. Selects the type (edge or level) of the signal that issues a PME from the selected GPIO signal.
	0: Edge input. (Default)
	1: Level input.
	For normal operation, always set this bit to 0 (edge input). Erratic system behavior results if this bit is set to 1.
	See the note in the description of this register for more information about the default value of this bit.
3	Lock. This bit locks the selected GPIO signal. Once this bit is set to 1 by software, it can only be cleared to 0 by power on reset or by WATCHDOG reset.
	0: No effect. (Default)
	1: Direction, output type, pull-up and output value locked.
2	<b>Pull-Up Control.</b> Enables/disables the internal pull-up capability of the selected GPIO signal. It supports open-drain output signals with internal pull-ups and TTL input signals.
	0: Disable.
	1: Enable. (Default)
	Bits [1:0] of this register must = 01 for this bit to have effect.
1	Output Type. Controls the output buffer type (open-drain or push-pull) of the selected GPIO signal.
	0: Open-drain. (Default)
	1: Push-pull.
	Bit 0 of this register must be set to 1 for this bit to have effect.
0	Output Enable. Indicates the GPIO signal output state. It has no effect on input.
	0: TRI-STATE - Setting for GPIO to function as an input only. (Default)
	1: Output enabled.
Offset 28	h-2Bh GPIO Reset Control Register (R/W) Reset Value: 00000000h
31:1	Reserved. Must be set to 0.
0	GPIO Reset. Reset the GPIO logic.
	0: Disable.
	1: Enable.
	Write 0 to clear.
	This bit is level-sensitive and must be cleared after the reset is enabled (normal operation requires this bit to be 0).

# Table 6-30. F0BAR0+I/O Offset: GPIO Configuration Registers (Continued)

Г

### 6.4.1.2 LPC Support Registers

F0 Index 14h, Base Address Register 1 (F0BAR1) points to the base address of the register space that contains the configuration registers for LPC support. Table 6-31 gives the bit formats of the I/O mapped registers accessed through F0BAR1. The LPC Interface supports all features described in the LPC bus specification 1.0, with the following exceptions:

- Only 8- or 16-bit DMA, depending on channel number. Does not support the optional larger transfer sizes.
- Only one external DRQ pin.

Bit	Description
Offset 00h	-03h SERIRQ_SRC — Serial IRQ Source Register (R/W) Reset Value: 0000000h
S	ome signals require additional programming to make them externally accessible. See Table 4-2 "Pin Multiplexing, Interrupt election, and Base Address Registers" on page 72 for pin multiplexing details and Table 3-4 "Strap Options" on page 44 for PC_ROM strap information.
31:21	Reserved.
20	INTD Source. Selects the interface source of the INTD# signal.
	0: PCI - INTD# (ball AA2).
	1: LPC - SERIRQ (ball J31).
19	<b>INTC Source.</b> Selects the interface source of the INTC# signal.
	0: PCI - INTC# (ball C9).
	1: LPC - SERIRQ (ball J31).
18	<b>INTB Source.</b> Selects the interface source of the INTB# signal.
	0: PCI - INTB# (ball C26).
	1: LPC - SERIRQ (ball J31).
17	INTA Source. Selects the interface source of the INTA# signal.
	0: PCI - INTA# (ball D26).
	1: LPC - SERIRQ (ball J31).
16	Reserved. Set to 0.
15	<b>IRQ15 Source.</b> Selects the interface source of the IRQ15 signal.
	0: ISA - IRQ15 (ball AJ8).
	1: LPC - SERIRQ (ball J31).
14	<b>IRQ14 Source.</b> Selects the interface source of the IRQ14 signal.
	0: ISA - IRQ14 (ball AF1).
	1: LPC - SERIRQ (ball J31).
13	<b>IRQ13 Source.</b> Selects the interface source of the internal IRQ13 signal.
	0: ISA - IRQ13 internal signal. (An input from the CPU indicating that a floating point error has been detected and that inter- nal INTR should be asserted.)
	1: LPC - SERIRQ (ball J31).
12	<b>IRQ12 Source.</b> Selects the interface source of the IRQ12 signal.
	0: ISA - IRQ12 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
11	<b>IRQ11 Source.</b> Selects the interface source of the IRQ11 signal.
	0: ISA - IRQ11 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
10	IRQ10 Source. Selects the interface source of the IRQ10 signal.
	0: ISA - IRQ10 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
9	<b>IRQ9 Source.</b> Selects the interface source of the IRQ9 signal.
	0: ISA - IRQ9 (ball AA3).
	1: LPC - SERIRQ (ball J31).

	Table 6-31. F0BAR1+I/O Offset: LPC Interface Configuration Registers (Continued)
Bit	Description
8	IRQ8# Source. Selects the interface source of the IRQ8# signal.
	0: ISA - IRQ8# internal signal. (Connected to internal RTC.)
	1: LPC - SERIRQ (ball J31).
7	IRQ7 Source. Selects the interface source of the IRQ7 signal.
	0: ISA - IRQ7 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
6	IRQ6 Source. Selects the interface source of the IRQ6 signal.
	0: ISA - IRQ6 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
5	IRQ5 Source. Selects the interface source of the IRQ5 signal.
	0: ISA - IRQ5 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
4	IRQ4 Source. Selects the interface source of the IRQ4 signal.
	0: ISA - IRQ4 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
3	IRQ3 Source. Selects the interface source of the IRQ3 signal.
	0: ISA - IRQ3 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
2	Reserved. Must be set to 0.
1	IRQ1 Source. Selects the interface source of the IRQ1 signal.
	0: ISA - IRQ1 (unavailable externally).
	1: LPC - SERIRQ (ball J31).
0	IRQ0 Source. Selects the interface source of the IRQ0 signal.
	0: ISA - IRQ0 Internal signal. (Connected to OUT0, System Timer, of the internal 8254 PIT.)
	1: LPC - SERIRQ (ball J31).
Offset 04	h-07h SERIRQ_LVL — Serial IRQ Level Control Register (R/W) Reset Value: 00000000h
31:21	Reserved.
20	<b>INTD# Polarity.</b> If LPC is selected as the interface source for INTD# (F0BAR1+I/O Offset 00h[20] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
19	<b>INTC# Polarity.</b> If LPC is selected as the interface source for INTC# (F0BAR1+I/O Offset 00h[19] = 1), this bit allows signal polarity selection.
	0: Active high.
	0: Active high. 1: Active low.
18	
18	<ol> <li>Active low.</li> <li>INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.</li> <li>O: Active high.</li> </ol>
18	<ol> <li>Active low.</li> <li>INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.</li> <li>0: Active high.</li> <li>1: Active low.</li> </ol>
18	<ol> <li>Active low.</li> <li>INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.</li> <li>O: Active high.</li> </ol>
	1: Active low.         INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.         0: Active high.         1: Active low.         INTA# Polarity. If LPC is selected as the interface source for INTA# (F0BAR1+I/O Offset 00h[17] = 1), this bit allows signal
	1: Active low.         INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.         0: Active high.         1: Active low.         INTA# Polarity. If LPC is selected as the interface source for INTA# (F0BAR1+I/O Offset 00h[17] = 1), this bit allows signal polarity selection.
	1: Active low.         INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.         0: Active high.         1: Active low.         INTA# Polarity. If LPC is selected as the interface source for INTA# (F0BAR1+I/O Offset 00h[17] = 1), this bit allows signal polarity selection.         0: Active high.         0: Active high.         0: Active high.
17	<ol> <li>Active low.</li> <li>INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.</li> <li>0: Active high.</li> <li>1: Active low.</li> <li>INTA# Polarity. If LPC is selected as the interface source for INTA# (F0BAR1+I/O Offset 00h[17] = 1), this bit allows signal polarity selection.</li> <li>0: Active high.</li> <li>1: Active low.</li> </ol>
17	<ol> <li>Active low.</li> <li>INTB# Polarity. If LPC is selected as the interface source for INTB# (F0BAR1+I/O Offset 00h[18] = 1), this bit allows signal polarity selection.</li> <li>0: Active high.</li> <li>1: Active low.</li> <li>INTA# Polarity. If LPC is selected as the interface source for INTA# (F0BAR1+I/O Offset 00h[17] = 1), this bit allows signal polarity selection.</li> <li>0: Active high.</li> <li>1: Active low.</li> <li>Reserved. Must be set to 0.</li> <li>IRQ15 Polarity. If LPC is selected as the interface source for IRQ15 (F0BAR1+I/O Offset 00h[15] = 1), this bit allows signal</li> </ol>

AMD Geode™ SC1200/SC1201 Processor Data Book

Bit	Description
14	<b>IRQ14 Polarity.</b> If LPC is selected as the interface source for IRQ14 (F0BAR1+I/O Offset 00h[14] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
13	<b>IRQ13 Polarity.</b> If LPC is selected as the interface source for IRQ13 (F0BAR1+I/O Offset 00h[13] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
12	<b>IRQ12 Polarity.</b> If LPC is selected as the interface source for IRQ12 (F0BAR1+I/O Offset 00h[12] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
11	<b>IRQ11 Polarity.</b> If LPC is selected as the interface source for IRQ11 (F0BAR1+I/O Offset 00h[11] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
10	<b>IRQ10 Polarity.</b> If LPC is selected as the interface source for IRQ10 (F0BAR1+I/O Offset 00h[10] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
9	<b>IRQ9 Polarity.</b> If LPC is selected as the interface source for IRQ9 (F0BAR1+I/O Offset 00h[9] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
8	<b>IRQ8# Polarity.</b> If LPC is selected as the interface source for IRQ8# (F0BAR1+I/O Offset 00h[8] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
7	<b>IRQ7 Polarity.</b> If LPC is selected as the interface source for IRQ7 (F0BAR1+I/O Offset 00h[7] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
6	<b>IRQ6 Polarity.</b> If LPC is selected as the interface source for IRQ6 (F0BAR1+I/O Offset 00h[6] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
5	<b>IRQ5 Polarity.</b> If LPC is selected as the interface source for IRQ5 (F0BAR1+I/O Offset 00h[5] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
4	<b>IRQ4 Polarity.</b> If LPC is selected as the interface source for IRQ4 (F0BAR1+I/O Offset 00h[4] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.
3	<b>IRQ3 Polarity.</b> If LPC is selected as the interface source for IRQ3 (F0BAR1+I/O Offset 00h[3] = 1), this bit allows signal polarity selection.
	0: Active high.
	1: Active low.

Bit	Description			
2	SMI# Polarity. This bit allows signal polarity selection of the SMI# generated from LPC.			С.
	0: Active high.			
	1: Active low.			
1	IRQ1 Polarity. If LPC i	s selected as the interface source for IF	RQ1 (F0BAR1+I/O Offse	et $00h[1] = 1$ ), this bit allows signal
	<b>IRQ1 Polarity.</b> If LPC is selected as the interface source for IRQ1 (F0BAR1+I/O Offset 00h[1] = 1), this bit allows signal polarity selection.			
	0: Active high.			
	1: Active low.			
0	<b>IRQ0 Polarity.</b> If LPC is selected as the interface source for IRQ0 (F0BAR1+I/O Offset 00h[0] = 1), this bit allows signal polarity selection.			
	0: Active high.			
	1: Active low.			
Offset 08	bh-0Bh	SERIRQ_CNT — Serial IRQ Cont	rol Register (R/W)	Reset Value: 00000000h
31:8	Reserved.			
7	Serial IRQ Enable.			
	0: Disable.			
	1: Enable.			
6	Serial IRQ Interface M	lode.		
	0: Continuous.			
	1: Quiet.			
5:2	Number of IRQ Data I	Frames.		
	0000: 17 frames		1000: 25 frames	1100: 29 frames
	0001: 18 frames		1001: 26 frames	1101: 30 frames
	0010: 19 frames 0011: 20 frames		1010: 27 frames 1011: 28 frames	1110: 31 frames 1111: 32 frames
1:0	Start Frame Pulse Wi	dth.		
	00: 4 Clocks			
	01: 6 Clocks			
	10: 8 Clocks			
	11: Reserved			
Offset 00	Ch-0Fh	DRQ_SRC — DRQ Source R	egister (R/W)	Reset Value: 00000000h
	make them externally acc	s between the Core Logic and Superl/ essible. See Table 4-2 "Pin Multiplexin ails and Table 3-4 "Strap Options" on p	g, Interrupt Selection, a	nd Base Address Registers" on page
31:8	Reserved.			
7		s the interface source of the DRQ7 sign	al.	
	0: ISA - DRQ7 (unavailable externally).			
	1: LPC - LDRQ# (ball	1		
6	DRQ6 Source. Selects the interface source of the DRQ6 signal.			
	0: ISA - DRQ6 (unava			
	1: LPC - LDRQ# (ball	1		
5	DRQ5 Source. Selects the interface source of the DRQ5 signal.			
	0: ISA - DRQ5 (unava			
	1: LPC - LDRQ# (ball			
4		w LPC Bus Master 0 Cycles.		
	0: Enable.			
	1: Disable.			
3		s the interface source of the DRQ3 sign	al.	
	0: ISA - DRQ3 (unava			
	1: LPC - LDRQ# (ball	1 28)		

DRQ2 Source. Selects the interface source of the DRQ2 signal.			
-			
0: ISA - DRQ2 (unavailable externally).			
1: LPC - LDRQ# (ball L28).			
DRQ1 Source. Selects the interface source of the DRQ1 signal.			
0: ISA - DRQ1 (unavailable externally).			
1: LPC - LDRQ# (ball L28).			
DRQ0 Source. Selects the interface source of the DRQ0 signal.			
0: ISA - DRQ0 (unavailable externally).			
1: LPC - LDRQ# (ball L28).			
-13h LAD_EN — LPC Address Enable Register (R/W) Reset Value: 00000000h			
Reserved.			
LPC RTC. RTC addresses I/O Ports 070h-073h. See bit 16 for decode.			
<b>LPC/ISA Default Mapping.</b> Works in conjunction with bits 17 and [14:0] of this register to enable mapping of specific peripherals to LPC or internal ISA interfaces.			
If bit $[x] = 0$ and bit 16 = 0 then: Transaction routed to internal ISA bus. If bit $[x] = 0$ and bit 16 = 1 then: Transaction routed to LPC interface.			
If bit $[x] = 1$ and bit $16 = 0$ then: Transaction routed to LPC interface. Unclaimed I/O cycles do not go to ISA or LPC. If bit $[x] = 1$ and bit $16 = 1$ then: Transaction routed to internal ISA bus. Unclaimed I/O cycles go to LPC.			
Bit [x] is defined as bits 17 and [14:0].			
LPC ROM Addressing. Depends upon F0 Index 52h[2,0].			
0: Disable.			
1: Enable.			
LPC Alternate SuperI/O Addressing. Alternate SuperI/O control addresses 4Eh-4Fh. See bit 16 for decode.			
LPC SuperI/O Addressing. SuperI/O control addresses I/O Ports 2Eh-2Fh. See bit 16 for decode.			
Note: This bit should not be routed to LPC when using the internal SuperI/O module and if IO_SIOCFG_IN (F5BAR0+I/O Offset 00h[26:25]) = 10.			
LPC Ad-Lib Addressing. Ad-Lib addresses I/O Ports 388h-389h. See bit 16 for decode.			
LPC ACPI Addressing. ACPI microcontroller addresses I/O Ports 62h and 66h. See bit 16 for decode.			
LPC Keyboard Controller Addressing. KBC addresses I/O Ports 60h and 64h.			
<b>Note:</b> If this bit = 0 and bit 16 = 1, then F0 Index 5Ah[1] must be written 0.			
LPC Wide Generic Addressing. Wide generic addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 18h[15:9]			
Note: The selected range must not overlap any address range that is positively decoded by F0BAR1+I/O Offset 10h bits [17], [14:10], and [8:0].			
LPC Game Port 1 Addressing. Game Port 1 addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[22:19]			
LPC Game Port 0 Addressing. Game Port 0 addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[18:15].			
LPC Floppy Disk Controller Addressing. FDC addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[14]			
LPC Microsoft Sound System (MSS) Addressing. MSS addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[13:12].			
LPC MIDI Addressing. MIDI addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[11:10].			
LPC Audio Addressing. Audio addresses. See bit 16 for decode.			
Address selection made via F0BAR1+I/O Offset 14h[9:8].         LPC Serial Port 1 Addressing. Serial Port 1 addresses. See bit 16 for decode.			
LDC Soviel Dort 1 Addressing Soviel Bort 1 addresses Soc hit 16 for decode			

Bit	it Description					
1	LPC Serial Port 0 Add	PC Serial Port 0 Addressing. Serial Port 0 addresses. See bit 16 for decode.				
	Address selection mad	e via F0BAR1+I/O Offset 14h	4:2].			
0		Iressing. Parallel Port address	-			
		e via F0BAR1+I/O Offset 14h				
Offset 14			Decode 0 Register (R/W)	Reset Value: 00080020h		
	Reserved.	LAD_D0 — LFC Address				
31:23 22:19		dress Select. Selects I/O Port				
22.19						
	0000: 200h 0001: 201h	0100: 204h 0101: 205h	1000: 208h 1001: 209h	1100: 20Ch 1101: 20Dh		
	0010: 202h	0110: 206h	1010: 20Ah	1110: 20Eh		
	0011: 203h	0111: 207h	1011: 20Bh	1111: 20Fh		
	Selected address rang	e is enabled via F0BAR1+I/O	Offset 10h[8].			
18:15		Iress Select. Selects I/O Port				
	0000: 200h	0100: 204h	1000: 208h	1100: 20Ch		
	0001: 201h	0101: 205h	1001: 209h	1101: 20Dh		
	0010: 202h	0110: 206h	1010: 20Ah	1110: 20Eh		
	0011: 203h	0111: 207h	1011: 20Bh	1111: 20Fh		
	Selected address range is enabled via F0BAR1+I/O Offset 10h[7].					
14	LPC Floppy Disk Cor	troller Address Select. Select	ets I/O Port:			
	0: 3F0h-3F7h.					
	1: 370h-377h.					
	Selected address range is enabled via F0BAR1+I/O Offset 10h[6].					
13:12	LPC Microsoft Sound System (MSS) Address Select. Selects I/O Port:					
	00: 530h-537h	10: E80h-E87h				
	01: 604h-60Bh	11: F40h-F47h				
	Selected address range is enabled via F0BAR1+I/O Offset 10h[5].					
11:10	LPC MIDI Address Se	LPC MIDI Address Select. Selects I/O Port:				
	00: 300h-301h	10: 320h-321h				
	01: 310h-311h	11: 330h-331h				
	Selected address range is enabled via F0BAR1+I/O Offset 10h[4].					
9:8	LPC Audio Address Select. Selects I/O Port:					
	00: 220h-233h	10: 260h-273h				
	01: 240h-253h	11: 280h-293h				
	Selected address range is enabled via F0BAR1+I/O Offset 10h[3].					
7:5	LPC Serial Port 1 Address Select. Selects I/O Port:					
	000: 3F8h-3FFh	010: 220h-227h	100: 238h-23Fh	110: 338h-33Fh		
	001: 2F8h-2FFh	011: 228h-22Fh	101: 2E8h-2EFh	111: 3E8h-3EFh		
	Selected address rang	e is enabled via F0BAR1+I/O	Offset 10h[2].			
4:2	LPC Serial Port 0 Add	Iress Select. Selects I/O Port:				
	000: 3F8h-3FFh 001: 2F8h-2FFh	010: 220h-227h 011: 228h-22Fh	100: 238h-23Fh 101: 2E8h-2EFh	110: 338h-33Fh 111: 3E8h-3EFh		
	Selected address rang	e is enabled via F0BAR1+I/O	Offset 10h[1].			
1:0	LPC Parallel Port Address Select. Selects I/O Port:					
	00: 378h-37Fh (+778h 10: 3BCh-3BFh (+7BC		01: 278h-27Fh (+678h-6 11: Reserved	7Fh for ECP) (Note)		
	Selected address range is enabled via F0BAR1+I/O Offset 10h[0].					
	_					

Bit	Description				
Offset 18ł		Reset Value: 00000000h			
31:16	Reserved. Must be set to 0.				
15:9	Wide Generic Base Address Select. Defines a 512 byte space. Can be mapped anywhere in the 64 KB I/O space. AC97 and other configuration registers are expected to be mapped to this range. It is wide enough to allow many unforeseen devices to be supported. Enabled at F0BAR1+I/O Offset 10h[9].				
	Note: The selected range must not overlap any address range that is positively decor [17], [14:10], and [8:0].	ded by F0BAR1+I/O Offset 10h bit			
8:0	Reserved. Must be set to 0.				
Offset 1C		Reset Value: 00000080h			
31:12	Reserved. Must be set to 0.				
11	LPCPD# Override Enable. Determines how LPCPD# output is controlled.				
	0: ACPI logic.				
	1: LPCPD# Override Value bit (bit 10 of this register).				
10	LPCPD# Override Value. Selects value of LPCPD# output if bit 11 of this register is set	to 1.			
	0: Power down sequence.				
	1: Normal power.				
9	SMI Serial IRQ Enable. Allows serial IRQ to generate an SMI.				
	0: Disable.				
	1: Enable.				
	Top Level SMI status is reported at F1BAR0+I/O Offset 02h[3]. Second level status is reported at bit 6 of this register.				
8	SMI Configuration for LPC Error Enable. Allows LPC errors to generate an SMI.				
	0: Disable.				
	1: Enable.				
	Top Level SMI status is reported at F1BAR0+I/O Offset 02h[3]. Second level status is reported at bit 5 of this register.				
7	LPCPD# Pin Status. (Read Only) Reflects the current value of the LPCPD# output sign	nal.			
6	SMI Source is Serial IRQ. Indicates whether or not an SMI was generated by an SERIF	RQ.			
	0: No.				
	1: Yes.				
	Write 1 to clear.				
	To enable SMI generation, set bit 9 of this register to 1.				
	This is the second level of status reporting. The top level status is reported in F1BAR0+I	I/O Offset 02h[3].			
	Writing a 1 to this bit also clears the top level status bit as long as bit 5 of this register is	cleared.			
5	LPC Error Status. Indicates whether or not an SMI was generated by an error that occu	irred on LPC.			
	0: No.				
	1: Yes.				
	Write 1 to clear.				
	To enable SMI generation, set bit 8 of this register to 1.				
	This is the second level of status reporting. The top level status is reported in F1BAR0+I	I/O Offset 02h[3].			
	Writing a 1 to this bit also clears the top level status bit as long as bit 6 of this register is	cleared.			
4	LPC Multiple Errors Status. Indicates whether or not multiple errors have occurred on LPC.				
	0: No.				
	1: Yes.				
	Write 1 to clear.				

Bit	Description
3	LPC Timeout Error Status. Indicates whether or not an error was generated by a timeout on LPC.
	0: No.
	1: Yes.
	Write 1 to clear.
2	LPC Error Write Status. Indicates whether or not an error was generated during a write operation on LPC.
	0: No.
	1: Yes.
	Write 1 to clear.
1	LPC Error DMA Status. Indicates whether or not an error was generated during a DMA operation on LPC.
	0: No.
	1: Yes.
	Write 1 to clear.
0	LPC Error Memory Status. Indicates whether or not an error was generated during a memory operation on LPC.
	0: No.
	1: Yes.
	Write 1 to clear.
Offset 20	h-23h LPC_ERR_ADD — LPC Error Address Register (RO) Reset Value: 0000000h
31:0	LPC Error Address.

Table 6-31. F0BAR1+I/O Offset: LPC Interface Configuration Registers (Continued)

### 6.4.2 SMI Status and ACPI Registers - Function 1

The register space designated as Function 1 (F1) is used to configure the PCI portion of support hardware for the SMI Status and ACPI Support registers. The bit formats for the PCI Header registers are given in Table 6-32.

Located in the PCI Header registers of F1 are two Base Address Registers (F1BARx) used for pointing to the register spaces designated for SMI status and ACPI support, described later in this section.

#### Table 6-32. F1: PCI Header Registers for SMI Status and ACPI Support

Bit	Description		
Index 00h	-01h	Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h	-03h	Device Identification Register (RO)	Reset Value: 0501h
Index 04h	-05h	PCI Command Register (R/W)	Reset Value: 0000h
15:1	Reserved. (Read Only)		
0	I/O Space. Allow the Core	e Logic module to respond to I/O cycles from the PCI bus.	
	0: Disable.		
	1: Enable.		
	This bit must be enabled t	to access I/O offsets through F1BAR0 and F1BAR1 (see F1 I	ndex 10h and 40h).
Index 06h	-07h	PCI Status Register (RO)	Reset Value: 0280h
Index 08h		Device Revision ID Register (RO)	Reset Value: 00h
Index 09h	-0Bh	PCI Class Code Register (RO)	Reset Value: 068000h
Index 0Cl	1	PCI Cache Line Size Register (RO)	Reset Value: 00h
Index 0Dł	1	PCI Latency Timer Register (RO)	Reset Value: 00h
Index 0Eh	1	PCI Header Type (RO)	Reset Value: 00h
Index 0Fh		PCI BIST Register (RO)	Reset Value: 00h
Index 10h	-13h	Base Address Register 0 - F1BAR0 (R/W)	Reset Value: 00000001h
		pped SMI status related registers. Bits [7:0] are read only (000 page 237 for bit formats and reset values of the SMI status re	
31:8	SMI Status Base Addres	S.	
7:0	Address Range. (Read 0	Only)	
Index 14h	-2Bh	Reserved	Reset Value: 00h
Index 2Cł	n-2Dh	Subsystem Vendor ID (RO)	Reset Value: 100Bh
Index 2Eh	n-2Fh	Subsystem ID (RO)	Reset Value: 0501h
Index 30h	-3Fh	Reserved	Reset Value: 00h
Index 40h	-43h	Base Address Register 1 - F1BAR1 (R/W)	Reset Value: 00000001h
0	•	oped ACPI related registers. Bits [7:0] are read only (0000 000 7 for bit formats and reset values of the ACPI registers.	01), indicating a 256 byte address
	This Base Address register relocating it after an FACP ta	moved from its normal PCI Header Space (F1 Index 14h) to ble is built.	prevent plug and play software from
31:8	ACPI Base Address.		
7:1	Address Range. (Read C	Dnly)	
0	Enable. (Write Only) This	s bit must be set to 1 to enable access to ACPI Support Regis	sters.
	Index 44h-FFh Reserved Reset Value: 00		

F1 Index 10h, Base Address Register 0 (F1BAR0), points to the base address for SMI Status register locations. Table 6-33 gives the bit formats of I/O mapped SMI Status registers accessed through F1BAR0.

The registers at F1BAR0+I/O Offset 50h-FFh can also be accessed F0 Index 50h-FFh. The preferred method is to program these registers through the F0 register space.

# Table 6-33. F1BAR0+I/O Offset: SMI Status Registers

Bit	Description		
Offset 00	h-01h Top Level PME/SMI Status Mirror Register (RO) Reset Value: 0000		
Note: F	Reading this register does not clear the status bits. For more information, see F1BAR0+I/O Offset 02h.		
15	Suspend Modulation Enable Mirror. This bit mirrors the Suspend Mode Configuration bit (F0 Index 96h[0]). It is used b the SMI handler to determine if the SMI Speedup Disable Register (F1BAR0+I/O Offset 08h) must be cleared on exit.		
14	SMI Source is USB. Indicates whether or not an SMI was caused by USB activity		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F5BAR0+I/O Offset 00h[20:19] to 11.		
13	SMI Source is Warm Reset Command. Indicates whether or not an SMI was caused by a Warm Reset command.		
	0: No.		
	1: Yes.		
12	SMI Source is NMI. Indicates whether or not an SMI was caused by NMI activity.		
	0: No.		
	1: Yes.		
11	SMI Source is IRQ2 of SIO Module. Indicates whether or not an SMI was caused by IRQ2 of the SIO module.		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is reported in the SuperI/O module. For more information, see Table 5-29 "Bar 0 and 1 - Common Control and Status Registers" on page 118, Offset 00h.		
10	SMI Source is EXT_SMI[7:0]. Indicates whether or not an SMI was caused by a negative-edge event on EXT_SMI[7:0]		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 24h[23:8].		
9	<ul> <li>SMI Source is GP Timers/UDEF/PCI/ISA Function Trap. Indicates if an SMI was caused by:</li> <li>Expiration of GP Timer 1 or 2.</li> <li>Trapped access to UDEF1, 2, or 3.</li> <li>Trapped access to F1-F5 or ISA Legacy register space.</li> </ul>		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 04h/06h.		
8	SMI Source is Software Generated. Indicates whether or not an SMI was caused by software.		
	0: No.		
	1: Yes.		
7	SMI on an A20M# Toggle. Indicates whether or not an SMI was caused by a write access to either Port 92h or the keybor command which initiates an A20M# SMI.		
	0: No.		
	1: Yes.		
	This method of controlling the internal A20M# in the GX1 module is used instead of a pin.		
	To enable SMI generation, set F0 Index 53h[0] to 1.		

Bit	Description			
6	SMI Source is a VGA Timer Event. Indicates whether or not an SMI was caused by the expiration of the VGA Timer (F0 Index 8Eh).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 83h[3] to 1.			
5	SMI Source is Video Retrace. Indicates whether or not an SMI was caused by a video retrace event as decoded from the internal serial connection (PSERIAL register, bit 7) from the GX1 module.			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 83h[2] to 1.			
4	Reserved. Reads as 0.			
3	SMI Source is LPC. Indicates whether or not an SMI was caused by the LPC interface.			
	0: No.			
	1: Yes.			
	The next level (second level) of SMI status is at F0BAR1+I/O Offset 1Ch[6:5].			
2	SMI Source is ACPI. Indicates whether or not an SMI was caused by an access (read or write) to one of the ACPI registers (F1BAR1).			
	0: No.			
	1: Yes.			
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 20h.			
1	SMI Source is Audio Subsystem. Indicates whether or not an SMI was caused by the audio subsystem.			
	0: No.			
	1: Yes.			
0	The next level (second level) of SMI status is at F3BAR0+Memory Offset 10h/12h.			
0	SMI Source is Power Management Event. Indicates whether or not an SMI was caused by one of the power management resources (except for GP timers, UDEFx and PCI/ISA function traps that are reported in bit 9).			
	0: No.			
	1: Yes.			
	The next level (second level) of SMI status is at F0 Index 84h-F4h/87h-F7h.			
Offset 02				
l	Reading this register clears all the SMI status bits except for the "read only" bits, because they have a second level of status reporting. Clearing the second level status bits also clears the top level (except for GPIOs).			
	GPIO SMIs have third level of SMI status reporting at F0BAR0+I/O Offset 0Ch/1Ch. Clearing the third level GPIO status bits also clears the second and top levels.			
	A read-only "Mirror" version of this register exists at F1BAR0+I/O Offset 00h. If the value of the register must be read without clearing the SMI source (and consequently de-asserting SMI), F1BAR0+I/O Offset 00h can be read instead.			
15	Suspend Modulation Enable Mirror. (Read to Clear)			
	This bit mirrors the Suspend Mode Configuration bit (F0 Index 96h[0]). It is used by the SMI handler to determine if the SMI Speedup Disable Register (F1BAR0+I/O Offset 08h) must be cleared on exit.			
14	SMI Source is USB. (Read to Clear) Indicates whether or not an SMI was caused by USB activity.			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F5BAR0+I/O Offset 00h[20:19] to 11.			
13	SMI Source is Warm Reset Command. (Read to Clear) Indicates whether or not an SMI was caused by Warm Reset command			
	0: No.			

Bit	Description		
12	SMI Source is NMI. (Read to Clear) Indicates whether or not an SMI was caused by NMI activity.		
	0: No.		
	1: Yes.		
11	SMI Source is IRQ2 of SIO Module. Indicates whether or not an SMI was caused by IRQ2 of the SIO module.		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is reported in the SuperI/O module. See Table 5-29 "Banks 0 and 1 - Common Control and Status Registers" on page 118 for details.		
10	SMI Source is EXT_SMI[7:0]. (Read Only. Read Does Not Clear) Indicates whether or not an SMI was caused by a negative-edge event on EXT_SMI[7:0].		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 24h[23:8].		
9	SMI Source is General Timers/Traps. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by the expiration of one of the General Purpose Timers or one of the User Defined Traps.		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 04h/06h.		
8	SMI Source is Software Generated. (Read to Clear) Indicates whether or not an SMI was caused by software.		
	0: No.		
	1: Yes.		
7	SMI on an A20M# Toggle. (Read to Clear) Indicates whether or not an SMI was caused by an access to either Port 92h or the keyboard command which initiates an A20M# SMI		
	0: No.		
	1: Yes.		
	This method of controlling the internal A20M# in the GX1 module is used instead of a pin.		
	To enable SMI generation, set F0 Index 53h[0] to 1.		
6	SMI Source is a VGA Timer Event. (Read to Clear) Indicates whether or not an SMI was caused by expiration of the VGA Timer (F0 Index 8Eh).		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F0 Index 83h[3] to 1.		
5	SMI Source is Video Retrace. (Read to Clear) Indicates whether or not an SMI was caused by a video retrace event as decoded from the internal serial connection (PSERIAL register, bit 7) from the GX1 module.		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F0 Index 83h[2] to 1.		
4	Reserved. Reads as 0.		
3	SMI Source is LPC. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by the LPC interface.		
	0: No.		
	1: Yes. The part level (second level) of SML status is at EQRAP1. 1/O Official 1.0htfs:51		
2	The next level (second level) of SMI status is at F0BAR1+I/O Offset 1Ch[6:5]. SMI Source is ACPI. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by an access (read		
2	or write) to one of the ACPI registers (F1BAR1).		
	0: No.		
	The next level (second level) of SMI status is at F1BAR0+I/O Offset 20h.		

Bit	Description		
1	SMI Source is Audio Subsystem. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by the audio subsystem.		
	0: No.		
	1: Yes.		
	The second level of status is found in F3BAR0+Memory Offset 10h/12h.		
0	SMI Source is Power Management Event. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by one of the power management resources (except for GP timers, UDEFx and PCI/ISA function traps which are reported in bit 9).		
	0: No.		
	1: Yes.		
	The next level (second level) of SMI status is at F0 Index 84h/F4h-87h/F7h.		
Offset 04	h-05h Second Level General Traps & Timers Reset Value: 0000h PME/SMI Status Mirror Register (RO)		
The bits in	this register contain second level status reporting. Top level status is reported at F1BAR0+I/O Offset 00h/02h[9].		
Reading t	his register does not clear the SMI. For more information, see F1BAR0+I/O Offset 06h.		
15:6	Reserved.		
5	PCI/ISA Function Trap. Indicates whether or not an SMI was caused by a trapped PCI/ISA configuration cycle.		
	0: No.		
	1: Yes.		
	To enable SMI generation for:		
	<ul> <li>Trapped access to ISA Legacy I/O register space set F0 Index 41h[0] = 1.</li> </ul>		
	<ul> <li>Trapped access to F1 register space set F0 Index 41h[1] = 1.</li> </ul>		
	<ul> <li>Trapped access to F2 register space set F0 Index 41h[2] = 1.</li> <li>Trapped access to F3 register space set F0 Index 41h[3] = 1.</li> </ul>		
	<ul> <li>Trapped access to F3 register space set F0 Index 41h[5] = 1.</li> <li>Trapped access to F4 register space set F0 Index 41h[4] = 1.</li> </ul>		
	- Trapped access to F5 register space set F0 Index 41h[5] = 1.		
4	SMI Source is Trapped Access to User Defined Device 3. Indicates whether or not an SMI was caused by a trapped I/O or memory access to the User Defined Device 3 (F0 Index C8h).		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F0 Index 82h[6] = 1.		
3	SMI Source is Trapped Access to User Defined Device 2. Indicates whether or not an SMI was caused by a trapped I/O or memory access to the User Defined Device 2 (F0 Index C4h).		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F0 Index 82h[5] = 1.		
2	SMI Source is Trapped Access to User Defined Device 1. Indicates whether or not an SMI was caused by a trapped I/O or memory access to the User Defined Device 1 (F0 Index Coh).		
	0: No.		
	1: Yes.		
	To enable SMI generation, set F0 Index 82h[4] = 1.		
1	SMI Source is Expired General Purpose Timer 2. Indicates whether or not an SMI was caused by the expiration of General Purpose Timer 2 (F0 Index 8Ah).		
	0: No.		
	1: Yes.		

Bit	Description			
0	SMI Source is Expired General Purpose Timer 1. Indicates whether or not an SMI was caused by the expiration of General Purpose Timer 1 (F0 Index 88h).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 83h[0] = 1.			
Offset 06	h-07h Second Level General Traps & Timers Status Register (RC) Reset Value: 0000h			
	this register contain second level of status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/02h[9]. Reading er clears the status at both the second and top levels.			
	ly "Mirror" version of this register exists at F1BAR0+I/O Offset 04h. If the value of this register must be read without clearing ource (and consequently de-asserting SMI), F1BAR0+I/O Offset 04h can be read instead.			
15:6	Reserved.			
5	PCI/ISA Function Trap. Indicates whether or not an SMI was caused by a trapped PCI/ISA configuration cycle			
	0: No.			
	1: Yes.			
	To enable SMI generation for:			
	— Trapped access to ISA Legacy I/O register space set F0 Index 41h[0] = 1.			
	<ul> <li>Trapped access to F1 register space set F0 Index 41h[1] = 1.</li> <li>Trapped access to F2 register space set F0 Index 41h[2] = 1.</li> </ul>			
	<ul> <li>Trapped access to F2 register space set F0 Index 41h[2] = 1.</li> <li>Trapped access to F3 register space set F0 Index 41h[3] = 1.</li> </ul>			
	- Trapped access to F4 register space set F0 Index 41h[4] = 1.			
	<ul> <li>Trapped access to F5 register space set F0 Index 41h[5] = 1.</li> </ul>			
4	SMI Source is Trapped Access to User Defined Device 3 (UDEF3). Indicates whether or not an SMI was caused by a trapped I/O or memory access to User Defined Device 3 (F0 Index C8h).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 82h[6] = 1.			
3	SMI Source is Trapped Access to User Defined Device 2 (UDEF2). Indicates whether or not an SMI was caused by a trapped I/O or memory access to User Defined Device 2 (F0 Index C4h).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 82h[5] = 1.			
2	SMI Source is Trapped Access to User Defined Device 1 (UDEF1). Indicates whether or not an SMI was caused by a trapped I/O or memory access to User Defined Device 1 (F0 Index C0h).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 82h[4] = 1.			
1	SMI Source is Expired General Purpose Timer 2. Indicates whether or not an SMI was caused by the expiration of General Purpose Timer 2 (F0 Index 8Ah).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 83h[1] = 1.			
0	SMI Source is Expired General Purpose Timer 1. Indicates whether or not an SMI was caused by the expiration of General Purpose Timer 1 (F0 Index 88h).			
	0: No.			
	1: Yes.			
	To enable SMI generation, set F0 Index 83h[0] = 1.			

Bit	Description				
Offset 08	h-09h SMI Speedup Disable Register (Read to	Enable) Reset Value: 0000h			
15:0	<b>SMI Speedup Disable.</b> If bit 1 in the Suspend Configuration Register is set (F0 Index 96h[1] = 1), a read of this register invokes the SMI handler to re-enable Suspend Modulation.				
	The data read from this register can be ignored. If the Suspend Modulat no effect.	tion feature is disabled, reading this I/O location has			
Offset 0A	h-1Bh Reserved	Reset Value: 00h			
These ad	dresses should not be written.				
Offset 10	Ch-1Fh ACPI Timer Register (RO)	Reset Value: xxxxxxxh			
Note:	This register can also be read at F1BAR1+I/O Offset 1Ch.				
31:24	Reserved.				
23:0	TMR_VAL. This field returns the running count of the power manageme	ent timer.			
Offset 20	h-21h Second Level ACPI PME/SMI Status Mirror Register (RO)	Reset Value: 0000h			
The bits in	n this register contain second level SMI status reporting. Top level status is	s reported in F1BAR0+I/O Offset 00h/02h[2].			
Reading t	this register does not clear the SMI. For more information, see F1BAR0+I/	O Offset 22h.			
15:6	Reserved. Always reads 0.				
5	ACPI BIOS SMI Status. Indicates whether or not an SMI was caused b	by ACPI software raising an event to BIOS software			
	0: No.				
	1: Yes.				
	To enable SMI generation, set F1BAR1+I/O Offset 0Ch[2] to 1, and F1BAR1+I/O Offset 0Fh[0] to 1.				
4	<b>PLVL3 SMI Status.</b> Indicates whether or not an SMI was caused by a re 05h).	ead of the ACPI PLVL3 register (F1BAR1+I/O Offse			
	0: No.				
	1: Yes.				
	To enable SMI generation, set F1BAR1+I/O Offset 18h[11] to 1 (default).				
3	Reserved.				
2	SLP_EN SMI Status. Indicates whether or not an SMI was caused by a Offset 0Ch[13]).	a write of 1 to the ACPI SLP_EN bit (F1BAR1+I/O			
	0: No.				
	1: Yes.				
	To enable SMI generation, set F1BAR1+I/O Offset 18h[9] to 1 (default).				
1	THT_EN SMI Status. Indicates whether or not an SMI was caused by a Offset 00h[4]).	a write of 1 to the ACPI THT_EN bit (F1BAR1+I/O			
	0: No.				
	1: Yes.				
	To enable SMI generation, set F1BAR1+I/O Offset 18h[8] to 1 (default).				
0	SMI_CMD SMI Status. Indicates whether or not an SMI was caused by O Offset 06h).	v a write to the ACPI SMI_CMD register (F1BAR1+			
	0: No.				
	1: Yes.				
	A write to the ACPI SMI_CMD register always generates an SMI.				

# 

Bit	Description
Offset 22	n-23h Second Level ACPI PME/SMI Status Register (RC) Reset Value: 0000h
The bits in	this register contain second level of SMI status reporting. Top level is reported in F1BAR0+I/O Offset 00h/02h[2].
Reading the	nis register clears the status at both the second and top levels.
	y "Mirror" version of this register exists at F1BAR0+I/O Offset 20h. If the value of the register must be read without clearing the e (and consequently de-asserting SMI), F1BAR0+I/O Offset 20h can be read instead.
15:6	Reserved. Always reads 0.
5	ACPI BIOS SMI Status. Indicates whether or not an SMI was caused by ACPI software raising an event to BIOS software.
	0: No.
	1: Yes.
	To enable SMI generation, set F1BAR1+I/O Offset 0Ch[2] to 1, and F1BAR1+I/O Offset 0Fh[0] to 1.
4	PLVL3 SMI Status. Indicates whether or not an SMI was caused by a read of the ACPI PLVL3 register (F1BAR1+I/O Offset
	05h).
	0: No.
	1: Yes.
3	To enable SMI generation, set F1BAR1+I/O Offset 18h[11] to 1 (default). Reserved.
2	SLP_EN SMI Status. Indicates whether or not an SMI was caused by a write of 1 to the ACPI SLP_EN bit (F1BAR1+I/O
-	Offset 0Ch[13]).
	0: No.
	1: Yes.
	To enable SMI generation, set F1BAR1+I/O Offset 18h[9] to 1 (default).
1	THT_EN SMI Status. Indicates whether or not an SMI was caused by a write of 1 to the ACPI THT_EN bit (F1BAR1+I/O Offset 00h[4])
	0: No.
	1: Yes.
	To enable SMI generation, set F1BAR1+I/O Offset 18h[8] to 1 (default).
0	SMI_CMD SMI Status. Indicates whether or not an SMI was caused by a write to the ACPI SMI_CMD register (F1BAR1+I/ O Offset 06h).
	0: No.
	1: Yes.
	A write to the ACPI SMI_CMD register always generates an SMI.
Offset 24	n-27h External SMI Register (R/W) Reset Value: 0000000h
Note: E	XT_SMI[7:0] are external SMIs, meaning external to the Core Logic module.
0	Bits [23:8] of this register contain second level of SMI status reporting. Top level status is reported in F1BAR0+I/O Offset 00h/ (2h[10]). Reading bits [23:16] clears the second and top levels. If the value of the status bits must be read without clearing the SMI source (and consequently de-asserting SMI), bits [15:8] can be read instead.
31:24	Reserved. Must be set to 0.
23	EXT_SMI7 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by assertion of EXT_SMI7.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 7 to 1.
22	EXT_SMI6 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI6
	0: No.
	1: Yes.
	To enable SMI generation, set bit 6 to 1.

Bit	Description
21	EXT_SMI5 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI5.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 5 to 1.
20	EXT_SMI4 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI4.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 4 to 1.
19	EXT_SMI3 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI3.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 3 to 1.
18	EXT_SMI2 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI2.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 2 to 1.
17	EXT_SMI1 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI1.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 1 to 1.
16	EXT_SMI0 SMI Status. (Read to Clear) Indicates whether or not an SMI was caused by an assertion of EXT_SMI0.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 0 to 1.
15	EXT_SMI7 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI7.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 7 to 1.
14	EXT_SMI6 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI6.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 6 to 1.
13	EXT_SMI5 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI5.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 5 to 1.
12	EXT_SMI4 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI4.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 4 to 1.
11	EXT_SMI3 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI3.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 3 to 1.

Bit	Description
10	EXT_SMI2 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI2.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 2 to 1.
9	EXT_SMI1 SMI Status. (Read Only) Indicates whether or not an SMI was caused by an assertion of EXT_SMI1.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 1 to 1.
8	<b>EXT_SMI0 SMI Status. (Read Only)</b> Indicates whether or not an SMI was caused by an assertion of EXT_SMI0.
	0: No.
	1: Yes.
	To enable SMI generation, set bit 0 to 1.
7	<b>EXT_SMI7 SMI Enable.</b> When this bit is asserted, allow EXT_SMI7 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 23 (RC) and 15 (RO).
6	<b>EXT_SMI6 SMI Enable.</b> When this bit is asserted, allow EXT_SMI6 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 22 (RC) and 14 (RO).
5	EXT_SMI5 SMI Enable. When this bit is asserted, allow EXT_SMI5 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 21 (RC) and 13 (RO).
4	EXT_SMI4 SMI Enable. When this bit is asserted, allows EXT_SMI4 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10].
3	Second level SMI status is reported at bits 20 (RC) and 12 (RO). <b>EXT_SMI3 SMI Enable.</b> When this bit is asserted, allow EXT_SMI3 to generate an SMI on negative-edge events.
5	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 19 (RC) and 11 (RO).
2	EXT_SMI2 SMI Enable. When this bit is asserted, allow EXT_SMI2 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 18 (RC) and 10 (RO).
1	EXT_SMI1 SMI Enable. When this bit is asserted, allow EXT_SMI1 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 17 (RC) and 9 (RO).

Bit	Description
0	EXT_SMI0 SMI Enable. When this bit is asserted, allow EXT_SMI0 to generate an SMI on negative-edge events.
	0: Disable.
	1: Enable.
	Top level SMI status is reported at F1BAR0+00h/02h[10]. Second level SMI status is reported at bits 16 (RC) and 8 (RO).
Offset 28h	n-4Fh Not Used Reset Value: 00h
Offset 50h-FFh	The I/O mapped registers located here (F1BAR0+I/O Offset 50h-FFh) can also be accessed at F0 Index 50h-FFh. The pre- ferred method is to program these registers through the F0 register space. Refer to Table 6-29 "F0: PCI Header/Bridge Con- figuration Registers for GPIO and LPC Support" on page 190 for more information about these registers.

### 6.4.2.2 ACPI Support Registers

F1 Index 40h, Base Address Register 1 (F1BAR1), points to the base address of where the ACPI Support registers

are located. Table 6-34 shows the I/O mapped ACPI Support registers accessed through F1BAR1.

# Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers

Bit	Description				
Offset 00h	-03h P_CNT — Processor Control Register (F	R/W) Reset Value: 0000000h			
31:5	Reserved. Always reads 0.				
4	<b>THT_EN (Throttle Enable).</b> When this bit is asserted, it enables throttling [2:0] of this register).	g of the clock based on the CLK_VAL field (bits			
	0: Disable.				
	1: Enable.				
	If F1BAR1+I/O Offset 18h[8] =1, an SMI is generated when this bit is set.				
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[2]. Second level SMI status is reported at F1BAR0+I/O Offset 20h/22h[1].				
3	Reserved. Always reads 0.				
2:0	CLK_VAL (Clock Throttling Value). CPU duty cycle:				
	000: Reserved         010: 25%         100: 50%           001: 12.5%         011: 37.5%         101: 62.5%	110: 75% 111: 87.5%			
Offset 04h	Reserved	Reset Value: 00h			
Note: T	his register should not be read. It controls a reserved function of power r	nanagement logic.			
Offset 05h	P_LVL3 — Enter C3 Power State Register	(RO) Reset Value: xxh			
7:0	<b>P_LVL3 (Power Level 3).</b> Reading this 8-bit read only register causes the P_LVL3 return 0. Writes have no effect.	e processor to enter the C3 power state. Reads of			
	The ACPI state machine always waits for an SMI (any SMI) to be generated and serviced before transfer into C3 power state.				
	A read of this register causes an SMI if enabled: F1BAR1+I/O Offset 18h	[11] = 1 (default).			
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[2].				
	Second level SMI status is reported at F1BAR0+I/O Offset 20h/22h[4].				
Offset 06h	SMI_CMD — OS/BIOS Requests Register	(R/W) Reset Value: 00h			
7:0	SMI_CMD (SMI Command and OS / BIOS Requests). A write to this re- written. In addition, a write to this register always generates an SMI. A rea	5			
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[2]. Second level SMI status is reported at F1BAR0+I/O Offset 20h/22h[0].				
Offset 07h	ACPI_FUN_CNT — ACPI Function Control Reg	ister (R/W) Reset Value: 00h			
7:6	LED_CNT (LED Output Control). Controls the blinking of an LED when	in the SL4 or SL5 sleep state			
	00: Disable (LED# signal, is HiZ).				
	01: Zero (LED# signal is HiZ).				
	10: Blink @ 1 Hz rate, when in SL4 and SL5 sleep states. Duty cycle: LE	D# is 10% pulled low, 90% HiZ.			
	11: One (LED# is pulled low, when in SL4 and SL5 sleep states)				
5	Reserved. Must be set to 0.				
4	INTR_WU_SL1. Enables wakeup on enabled interrupts in sleep state SL	1.			
	0: Disable wakeup from SL1, when an enabled interrupt is active.				
	1: Enable wakeup from SL1, when an enabled interrupt is active.				
3	<b>GPWIO_DBNC_DIS (GPWIO0 and GPWIO1 Debounce).</b> When enabled than 15.8 ms is required for GPWIO0 and GPWIO1 to be recognized.	d, a high-to-low or low-to-high transition of greater			
	0: Enable. (Default)				
	1: Disable. (No debounce)				
	GPWIO2 pin does not have debounce capability.				
	Reserved. Must be set to 0.				

32579B

Bit	Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)         Description
0	<b>PWRBTN_DBNC_DIS (Power Button Debounce).</b> When enabled, a high-to-low or low-to-high transition of greater than
	15.8 ms is required on PWRBTN# before it is recognized.
	0: Enable. (Default)
	1: Disable. (No debounce)
Offset 08I	-09h PM1A_STS — PM1A Top Level PME/SCI Status Register (R/W) Reset Value: 0000h
Notes: 1	. This is the top level of PME/SCI status reporting for these events. There is no second level.
2	. If SCI generation is not desired, the status bits are still set by the described conditions and can be used for monitoring pur- poses.
15	WAK_STS (Wakeup Status). Indicates whether or not an SCI was caused by the occurrence of an enabled wakeup event.
	0: No.
	1: Yes.
	This bit is set when the system is in any Sleep state and an enabled wakeup event occurs (wakeup events are configured at F1BAR1+I/O Offset 0Ah and 12h). After this bit is set, the system transitions to a Working state.
	SCI generation is always enabled.
	Write 1 to clear.
14:12	Reserved. Must be set to 0.
11	<b>PWRBTNOR_STS (Power Button Override Status).</b> Indicates whether or not an SCI was caused by the power button being active for greater than 4 seconds.
	0: No.
	1: Yes.
	SCI generation is always enabled.
	Write 1 to clear.
10	<b>RTC_STS (Real-Time Clock Status).</b> Indicates if a Power Management Event (PME) was caused by the RTC generating an alarm (RTC IRQ signal is asserted).
	0: No.
	1: Yes.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 0Ah[10] to 1 and F1BAR1+I/O Offset 0Ch[0] to 1. (See Note 2 in the general description of this register.)
	Write 1 to clear.
9	Reserved. Must be set to 0.
8	<b>PWRBTN_STS (Power Button Status).</b> Indicates if PME was caused by the PWRBTN# going low while the system is in a Working state.
	0: No.
	1: Yes.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 0Ah[8] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register.)
	In a Sleep state or the Soft-Off state, a wakeup event is generated when the power button is pressed (regardless of the PWRBTN_EN bit, F1BAR1+I/O Offset 0Ah[8], setting).
	Write 1 to clear.
7:6	Reserved. Must be set to 0.
5	GBL_STS (Global Lock Status). Indicates if PME was caused by the BIOS releasing control of the global lock.
	0: No.
	1: Yes. This bit is used by the BIOC to generate on CCL BIOC writes the BIOC, BLC bit (E1BAB1.1/O.Offset 0.Eb[1]) which in turns
	This bit is used by the BIOS to generate an SCI. BIOS writes the BIOS_RLS bit (F1BAR1+I/O Offset 0Fh[1]) which in turns sets the GBL_STS bit and raises a PME.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 0Ah[5] to 1 and F1BAR1+I/O Offset 0Ch[0] to 1. (See Note 2 in the general description of this register.)
	Write 1 to clear.

# Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit	Description
4	BM_STS (Bus Master Status). Indicates if PME was caused by a system bus master requesting the system bus.
	0: No.
	1: Yes.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 0Ch[1] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register.)
	Write 1 to clear.
3:1	Reserved. Must be set to 0.
0	<b>TMR_STS (Timer Carry Status).</b> Indicates if SCI was caused by an MSB toggle (MSB changes from low-to-high or high-to-low) on the ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch).
	0: No.
	1: Yes.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 0Ah[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register.)
	Write 1 to clear.
Offset 0A	h-0Bh PM1A_EN — PM1A PME/SCI Enable Register (R/W) Reset Value: 0000h
In order fo	r the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).
The SCIs ing for the	enabled via this register are globally enabled by setting F1BAR1+I/O Offset 08h. There is no second level of SCI status report- se bits.
15:11	Reserved. Must be set to 0.
10	<b>RTC_EN (Real-Time Clock Enable).</b> Allow SCI generation when the RTC generates an alarm (RTC IRQ signal is asserted).
	0: Disable.
	1: Enable
9	Reserved. Must be set to 0.
8	<b>PWRBTN_EN (Power Button Enable).</b> Allow SCI generation when PWRBTN# goes low while the system is in a Working
	state.
	state. 0: Disable.
7:6	0: Disable.
7:6	0: Disable. 1: Enable Reserved. Must be set to 0.
-	0: Disable. 1: Enable Reserved. Must be set to 0. GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS
-	0: Disable. 1: Enable Reserved. Must be set to 0. GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS (F1BAR1+I/O Offset 0Fh[1] and GBL_STS (F1BAR1+I/O Offset 08h[5]) bits.
-	0: Disable. 1: Enable Reserved. Must be set to 0. GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS (F1BAR1+I/O Offset 0Fh[1] and GBL_STS (F1BAR1+I/O Offset 08h[5]) bits. 0: Disable.
5	0: Disable. 1: Enable Reserved. Must be set to 0. GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS (F1BAR1+I/O Offset 0Fh[1] and GBL_STS (F1BAR1+I/O Offset 08h[5]) bits. 0: Disable. 1: Enable
5	<ul> <li>0: Disable.</li> <li>1: Enable</li> <li>Reserved. Must be set to 0.</li> <li>GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS (F1BAR1+I/O Offset 0Fh[1] and GBL_STS (F1BAR1+I/O Offset 08h[5]) bits.</li> <li>0: Disable.</li> <li>1: Enable</li> <li>Reserved. Must be set to 0.</li> <li>TMR_EN (ACPI Timer Enable). Allow SCI generation for MSB toggles (MSB changes from low-to-high or high-to-low) on the ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch).</li> <li>0: Disable.</li> </ul>
5	<ul> <li>0: Disable.</li> <li>1: Enable</li> <li>Reserved. Must be set to 0.</li> <li>GBL_EN (Global Lock Enable). Allow SCI generation when the BIOS releases control of the global lock via the BIOS_RLS (F1BAR1+I/O Offset 0Fh[1] and GBL_STS (F1BAR1+I/O Offset 08h[5]) bits.</li> <li>0: Disable.</li> <li>1: Enable</li> <li>Reserved. Must be set to 0.</li> <li>TMR_EN (ACPI Timer Enable). Allow SCI generation for MSB toggles (MSB changes from low-to-high or high-to-low) on the ACPI Timer (F1BAR0+I/O Offset 1Ch or F1BAR1+I/O Offset 1Ch).</li> <li>0: Disable.</li> <li>1: Enable</li> </ul>

# Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit	Description	
13	SLP_EN (Sleep Enable). (Write Only) Allow the system to sequence into the sleeping state associate (bits [12:10]).	ed with the SLP_TYPx
	0: Disable.	
	1: Enable.	
	This is a write only bit and reads of this bit always return a 0.	
	The ACPI state machine always waits for an SMI (any SMI) to be generated and serviced before tran state.	sitioning into a Sleep
	If F1BAR1+I/O Offset 18h[9] = 1, an SMI is generated when SLP_EN is set.	
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[2]. Second level SMI status is reported at F1BAR0+I/O Offset 20h/22h[2].	
12:10	SLP_TYPx (Sleep Type). Defines the type of Sleep state the system enters when SLP_EN (bit 13) is	s set.
	000: Sleep State S0 (Full on)100: Sleep State SL4001: Sleep State SL1101: Sleep State SL5 (Soft off)010: Sleep State SL2110: Reserved011: Sleep State SL3111: Reserved	
9:3	Reserved. Set to 0.	
2	<b>GBL_RLS (Global Release). (Write Only)</b> This write only bit is used by ACPI software to raise an even ware (i.e., it generates an SMI to pass execution control to the BIOS).	vent to the BIOS soft-
	0: Disable.	
	1: Enable.	
	This is a write only bit and reads of this bit always return a 0.	
	To generate an SMI, ACPI software writes the GBL_RLS bit which in turn sets the BIOS_STS bit (F1 0Eh[0]) and raises a PME. For the PME to generate an SMI, set BIOS_EN (F1BAR1+I/O Offset 0Fh[	
	The top level SMI status is reported at F1BAR0+I/O offset 00h/02h. Second level status is at F1BAR0+I/O Offset 22h[5].	
1	<b>BM_RLD (Bus Master RLD).</b> If the processor is in the C3 state and a bus master request is generate to transition to the C0 state.	d, force the processor
	0: Disable.	
	1: Enable	
0	SCI_EN (System Control Interrupt Enable). Globally selects power management events (PMEs) re and GPE0_STS (F1BAR1+I/O Offset 08h and 10h) to be either an SCI or SMI type of interrupt.	ported in PM1A_STS
	0: APM Mode, generates an SMI and status is reported at F1BAR0+I/O Offset 00h/02h[0].	
	1: ACPI Mode, generates an SCI if the corresponding PME enable bit is set and status is reported a 08h and 10h.	t F1BAR1+I/O Offset
	Note: This bit enables the ACPI state machine.	
Offset 0El	n ACPI_BIOS_STS Register (R/W)	Reset Value: 00h
7:1	Reserved. Must be set to 0.	
0	<b>BIOS_STS (BIOS Status Release).</b> When 1 is written to the GLB_RLS bit (F1BAR1+I/O Offset 0Ch to 1.	[2]), this bit is also set
	Write 1 to clear.	
Offset OF	ACPI_BIOS_EN Register (R/W)	Reset Value: 00h
7:2	Reserved. Must be set to 0.	
1	BIOS_RLS (BIOS Release). (Write Only) When this bit is asserted, allow the BIOS to release control	ol of the global lock.
	0: Disable.	
	1: Enable.	
	This is a write only bit and reads of this bit always return a 0.	
	To generate an SCI, the BIOS writes the BIOS_RLS bit which in turn sets the GBL_STS bit (F1BAR1+ raises a PME. For the PME to generate an SCI, set GBL_EN (F1BAR1+I/O Offset 0Ah[5] to 1).	-I/O Offset 08h[5]) and

# Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit	Description
0	BIOS_EN (BIOS Enable). When this bit is asserted, allow SMI generation by ACPI software via writes to GBL_RLS (F1BAR1+I/O Offset 0Ch[2]).
	0: Disable.
	1: Enable
Offset 1	0h-11h GPE0_STS — General Purpose Event 0 PME/SCI Status Register (R/W) Reset Value: xxxxh
Notes:	1) This is the top level of PME/SCI status reporting. There is no second level except for bit 3 (GPIOs) where the next level of status is reported at F0BAR0+I/O Offset 0Ch/1Ch.
	<ol> <li>If SCI generation is not desired, the status bits are still set by the described conditions and can be used for monitoring pur- poses.</li> </ol>
15:12	Reserved. Must be set to 0.
11	Reserved.
10	GPWIO2_STS. Indicates if PME was caused by activity on GPWIO2.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI:
	1) Ensure that GPWIO2 is enabled as an input (F1BAR1+I/O Offset 15h[2] = 0)
	<ol> <li>Set F1BAR1+I/O Offset 12h[10] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)</li> </ol>
	If F1BAR1+I/O Offset 15h[6] = 1 it overrides these settings and GPWIO2 generates an SMI and the status is reported in F1BAR0+00h/02h[0].
9	GPWIO1_STS. Indicates if PME was caused by activity on GPWIO1.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI:
	1) Ensure that GPWIO1 is enabled as an input (F1BAR1+I/O Offset 15h[1] = 0)
	<ol> <li>Set F1BAR1+I/O Offset 12h[9] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)</li> </ol>
	If F1BAR1+I/O Offset 15h[5] = 1 it overrides these settings and GPWIO1 generates an SMI and the status is reported in F1BAR0+00h/02h[0].
8	GPWIO0_STS. Indicates if PME was caused by activity on GPWIO0.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI:
	1) Ensure that GPWIO0 is enabled as an input (F1BAR1+I/O Offset 15h[0] = 0)
	<ol> <li>Set F1BAR1+I/O Offset 12h[8] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above).</li> </ol>
	If F1BAR1+I/O Offset 15h[4] = 1 it overrides these settings and GPWIO0 generates an SMI and the status is reported in F1BAR0+00h/02h[0].
7	Reserved. Must be set to 0.
6	USB_STS. Indicates if PME was caused by a USB interrupt event.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[6] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)

# Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

32579B

Bit	Description
5	THRM_STS. Indicates if PME was caused by activity on THRM#.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[5] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1, (See Note 2 in the general description of this register above,)
4	SMI_STS. Indicates if PME was caused by activity on the internal SMI# signal.
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[4] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)
3	GPIO_STS. Indicates if PME was caused by activity on any of the GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0).
	0: No.
	1: Yes.
	Write 1 to clear.
	For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[3] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above).
	F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled to generate a PME. In addition, the selected GPIO must be enabled as an input (F0BAR0+I/O Offset 20h and 24h).
2:1	Reserved. Reads as 0.
2:1 0	Reserved. Reads as 0.         PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.
	<b>PWR_U_REQ_STS.</b> Indicates if PME was caused by a power-up request event from the SuperI/O module.
	<ul><li>PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.</li><li>0: No.</li></ul>
	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.
	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)
0 Offset 12	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)
0 Offset 12 In order fo The SCIs	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         th-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h
0 Offset 12 In order fo The SCIs	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.       1: Yes.         Write 1 to clear.       For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in
0 Offset 12 In order fo The SCIs F1BAR1+	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         th-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         br the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         th-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         br the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWI02_EN. Allow GPWI02 to generate an SCI.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         por the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWIO2_EN. Allow GPWIO2 to generate an SCI.       0: Disable.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         br the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWI02_EN. Allow GPWI02 to generate an SCI.       0: Disable.         1: Enable.       1: Enable.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         br the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       GPWI02_EN. Allow GPWI02 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11 10	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       GPWI02_EN. Allow GPWI02 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWI02 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11 10	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.         GPWI02_EN. Allow GPWIO2 to generate an SCI.         0: Disable.         1: Enable.         A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.         GPWI01_EN. Allow GPWIO1 to generate an SCI.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11 10	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         hor the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWIO2_EN. Allow GPWIO2 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.       GPWIO1_EN. Allow GPWIO1 to generate an SCI.         0: Disable.       0: Disable.       150
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11 10	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         hor the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWIO2_EN. Allow GPWIO2 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.       GPWIO1_EN. Allow GPWIO1 to generate an SCI.         0: Disable.       1: Enable.       1: Enable.
0 Offset 12 In order fo The SCIs F1BAR1+ 15:12 11 10	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.         GPWIO2_EN. Allow GPWIO2 to generate an SCI.         0: Disable.         1: Enable.         A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.         GPWIO1_EN. Allow GPWIO1 to generate an SCI.         0: Disable.         1: Enable.         See F1BAR1+I/O Offset 07h[3] for debounce information.
0 <b>Offset 12</b> In order for The SCIs F1BAR1+ 15:12 11 10 9	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h         br the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).       enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       GPWI02_EN. Allow GPWI02 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWI02 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.       GPWI01_EN. Allow GPWI01 to generate an SCI.         0: Disable.       1: Enable.       See F1BAR1+I/O Offset 07h[3] for debounce information.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[5] to force an SMI.       See F1BAR1+I/O Offset 07h[3] for debounce information.
0 <b>Offset 12</b> In order for The SCIs F1BAR1+ 15:12 11 10 9	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       Reserved.         GPWI02_EN. Allow GPWIO2 to generate an SCI.       0: Disable.         1: Enable.       A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.       GPWIO1_EN. Allow GPWIO1 to generate an SCI.         0: Disable.       1: Enable.       See F1BAR1+I/O Offset 07h[3] for debounce information.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.       GPWIO2_EN. Allow GPWIO0 to generate an SCI.
0 <b>Offset 12</b> In order for The SCIs F1BAR1+ 15:12 11 10 9	PWR_U_REQ_STS. Indicates if PME was caused by a power-up request event from the SuperI/O module.         0: No.         1: Yes.         Write 1 to clear.         For the PME to generate an SCI, set F1BAR1+I/O Offset 12h[0] = 1 and F1BAR1+I/O Offset 0Ch[0] = 1. (See Note 2 in the general description of this register above.)         h-13h       GPE0_EN — General Purpose Event 0 Enable Register (R/W)       Reset Value: 0000h or the ACPI events described below to generate an SCI, the SCI_EN bit must also be set (F1BAR1+I/O Offset 0Ch[0] = 1).         enabled in this register are globally enabled by setting F1BAR1+I/O Offset 0Ch[0] to 1. The status of the SCIs is reported in I/O Offset 10h.         Reserved.       General         Reserved.       GPWI02_EN. Allow GPWI02 to generate an SCI.         0: Disable.       1: Enable.         A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWI02 to be recognized.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[6] to force an SMI.         GPWI01_EN. Allow GPWI01 to generate an SCI.         0: Disable.         1: Enable.         See F1BAR1+I/O Offset 07h[3] for debounce information.         The setting of this bit can be overridden via F1BAR1+I/O Offset 15h[5] to force an SMI.         GPWIO0_EN. Allow GPWIO0 to generate an SCI.         0: Disable.         1: Enable.         See F1BAR1+I/O Offset 07h[3] for debounce infor

### Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit	Description				
7	Reserved. Must be set to 0				
6	USB_EN. Allow USB events to generate a SCI.				
	0: Disable.				
	1: Enable				
5	THRM_EN. Allow THRM# to generate an SCI.				
	0: Disable.				
	1: Enable				
4	SMI_EN. Allow SMI events to generate an SCI.				
	0: Disable.				
	1: Enable				
3	GPIO_EN. Allow GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0) to generate an SCI.				
	0: Disable.				
	1: Enable.				
	F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled for PME generation. This bit (GPIO_EN) globally enables				
	those selected GPIOs for generation of an SCI.				
2:1	Reserved. Must be set to 0.				
0	<b>PWR_U_REQ_EN.</b> Allow power-up request events from the SuperI/O module to generate an SCI.				
	0: Disable.				
	1: Enable.				
	A power-up request event is defined as any of the following events/activities: Modem, Telephone, Keyboard, Mouse, CEIR (Consumer Electronic Infrared)				
Offset 14h	GPWIO Control Register 1 (R/W) Reset Value: 00h				
7:4	Reserved. Must be set to 0.				
3	Reserved.				
3 2	Reserved. GPWIO2_POL. Select GPWIO2 polarity.				
	GPWIO2_POL. Select GPWIO2 polarity.				
	GPWIO2_POL. Select GPWIO2 polarity. 0: Active high				
2	GPWIO2_POL. Select GPWIO2 polarity. 0: Active high 1: Active low				
2	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.				
2	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high				
2	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high         1: Active low				
2	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.				
2	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.         0: Active high         1: Active low				
2	GPWI02_POL. Select GPWI02 polarity.         0: Active high         1: Active low         GPWI01_POL. Select GPWI01 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low				
2 1 0 Dffset 15h	GPWI02_POL. Select GPWI02 polarity.         0: Active high         1: Active low         GPWI01_POL. Select GPWI01 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWI0 Control Register 2 (R/W)				
2 1 0 0 0 0 0 0 7	GPWI02_POL. Select GPWI02 polarity.         0: Active high         1: Active low         GPWI01_POL. Select GPWI01 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWIO Control Register 2 (R/W)         Reset Value: 00h				
2 1 0 0 0 0 0 0 7	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.         0: Active high         1: Active low         GPWIO Control Register 2 (R/W)         Reset Value: 00h         Reserved.         GPWIO_SMIEN2. Allow GPWIO2 to generate an SMI.				
2 1 0 0 0 0 0 0 7	GPWI02_POL. Select GPWI02 polarity.         0: Active high         1: Active low         GPWI01_POL. Select GPWI01 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWI00_POL. Select GPWI00 polarity.         0: Active high         1: Active low         GPWIO Control Register 2 (R/W)         Reset Value: 00h         Reserved.         GPWI0_SMIEN2. Allow GPWI02 to generate an SMI.         0: Disable. (Default)				
2 1 0 0 0 0 0 0 7	GPWIO2_POL. Select GPWIO2 polarity.         0: Active high         1: Active low         GPWIO1_POL. Select GPWIO1 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.         0: Active high         1: Active low         GPWIO0_POL. Select GPWIO0 polarity.         0: Active high         1: Active low         GPWIO Control Register 2 (R/W)         Reset Value: 00h         Reserved.         GPWIO_SMIEN2. Allow GPWIO2 to generate an SMI.         0: Disable. (Default)         1: Enable.				

### Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

## Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

Bit	Description		
5	GPWIO_SMIEN1. Allow GPWIO1 to generate an SMI.		
	0: Disable. (Default)		
	1: Enable.		
	See F1BAR1+I/O Offset 07h[3] for debounce information.		
	Bit 1 of this register must be set to 0 (input) for GPWIO1 to be able to generate an SMI.		
	If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[9] and its status is reported in F1BAR0+I/O Offset 00h/ 02h[0].		
4	GPWIO_SMIEN0. Allow GPWIO0 to generate an SMI.		
	0: Disable. (Default)		
	1: Enable.		
	See F1BAR1+I/O Offset 07h[3] for debounce information.		
	Bit 0 of this register must be set to 0 (input) for GPWIO0 to be able to generate an SMI.		
	If enabled, this bit overrides the setting of F1BAR1+I/O Offset 12h[8] and its status is reported in F1BAR0+I/O Offset 00h/ 02h[0].		
3	Reserved.		
2	GPWIO2_DIR. Selects the direction of GPWIO2.		
	0: Input.		
	1: Output.		
1	GPWIO1_DIR. Selects the direction of GPWIO1.		
	0: Input.		
	1: Output.		
0	GPWIO0_DIR. Selects the direction of the GPWIO0.		
	0: Input.		
	1: Output.		
Offset 16h	GPWIO Data Register (R/W) Reset Value: 00h		
•	er contains the direct values of the GPWIO2-GPWIO0 pins. Write operations are valid only for bits defined as outputs. Reads egister read the last written value if the pin is an output. The pins are configured as inputs or outputs in F1BAR1+I/O Offset		
7:4	Reserved. Must be set to 0.		
3	Reserved.		
2	GPWIO2_DATA. Reflects the level of GPWIO2.		
	0: Low.		
	1: High.		
	A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.		
1	GPWIO1_DATA. Reflects the level of GPWIO1.		
	0: Low.		
	1: High.		
	See F1BAR1+I/O Offset 07h[3] for debounce information.		
0	GPWIO0_DATA. Reflects the level of GPWIO0.		
	0: Low.		
	1: High.		
	1: High. See F1BAR1+I/O Offset 07h[3] for debounce information.		

Bit

Description

Offset 18h	h-1Bh	ACPI SCI_ROUT	TING Register (R/W)	Reset Value: 00000F00h
31:17	Reserved.			
16	PCTL_DELAYEN. Allow PWRCNT2, and ONCT		ctivation and deactivation of the	power control pins PWRCNT1,
	0: Disable. (Default)			
	1: Enable.			
15:12	Reserved. Must be set	to 0.		
11	PLVL3_SMIEN. Allow S	SMI generation when the PL	/L3 Register (F1BAR1+I/O Offs	set 05h) is read.
	0: Disable.			
	1: Enable. (Default)			
		reported at F1BAR0+I/O Offs s is reported at F1BAR0+I/O		
10	Reserved. Must be set	to 0.		
9	SLP_SMIEN. Allow SM	II generation when the SLP_	EN bit (F1BAR1+I/O Offset 0Ch	n[13]) is set.
	0: Disable.			
	1: Enable. (Default)			
		reported at F1BAR0+I/O Offs s is reported at F1BAR0+I/O		
8	THT_SMIEN. Allow SM	II generation when the THT_	EN bit (F1BAR1+I/O Offset 00h	n[4]) is set.
	0: Disable.			
	1: Enable. (Default)			
		reported at F1BAR0+I/O Offs s is reported at F1BAR0+I/O		
7:4	Reserved. Must be set	to 0.		
3:0	SCI_IRQ_ROUTE. SCI	is routed to:		
	0000: Disable	0100: IRQ4	1000: IRQ8#	1100: IRQ12
	0001: IRQ1	0101: IRQ5	1001: IRQ9	1101: IRQ13
	0010: Reserved 0011: IRQ3	0010: IRQ6 0011: IRQ7	1010: IRQ10 1011: IRQ11	1110: IRQ14 1111: IRQ15
			e Interrupt Controller" on page	
Offset 1C			Timer Register (RO)	Reset Value: xxxxxxxh
		ead at F1BAR0+I/O Offset 1	• • • •	
31:24	Reserved.		•	
23:0		n) This bit field contains the r	unning count of the power man	agement timer
Offset 20h			Control Register (R/W)	Reset Value: 00h
7:1	Reserved.	_		
0		les the PCI arbiter when set	by the OS. Used during C3 trar	nsition.
-	0: Arbiter not disabled		,	
	1: Disable arbiter.	()		
Offset 21		Re	served	Reset Value: 00h

### Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)

The read value for these registers is undefined.

32579B

### 6.4.3 IDE Controller Registers - Function 2

The register space designated as Function 2 (F2) is used to configure Channels 0 and 1 and the PCI portion of support hardware for the IDE controllers. The bit formats for the PCI Header/Channels 0 and 1 Registers are given in Table 6-35.

Located in the PCI Header Registers of F2 is a Base Address Register (F2BAR4) used for pointing to the register space designated for support of the IDE controllers, described later in this section.

Bit	Description	
Index 00h-	01h Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h-	03h Device Identification Register (RO)	Reset Value: 0502h
Index 04h-	05h PCI Command Register (R/W)	Reset Value: 0000h
15:3	Reserved. (Read Only)	
2	Bus Master. Allow the Core Logic module bus mastering capabilities.	
	0: Disable.	
	1: Enable. (Default)	
	This bit must be set to 1.	
1	Reserved. (Read Only)	
0	I/O Space. Allow the Core Logic module to respond to I/O cycles from the PCI b	ous.
	0: Disable.	
	1: Enable.	
	This bit must be enabled, in order to access I/O offsets through F2BAR4 (for mo	pre information see F2 Index 20h).
Index 06h-	07h PCI Status Register (RO)	Reset Value: 0280h
Index 08h	Device Revision ID Register (RO)	Reset Value: 01h
ndex 09h-	0Bh PCI Class Code Register (RO)	Reset Value: 010180h
ndex 0Ch	PCI Cache Line Size Register (RO)	Reset Value: 00h
ndex 0Dh	PCI Latency Timer Register (RO)	Reset Value: 00h
Index 0Eh	PCI Header Type (RO)	Reset Value: 00h
Index 0Fh	PCI BIST Register (RO)	Reset Value: 00h
Index 10h-	13h Base Address Register 0 - F2BAR0 (RO)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Index 14h-	17h Base Address Register 1 - F2BAR1 (RO)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Index 18h-	1Bh Base Address Register 2 - F2BAR2 (RO)	Reset Value: 0000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Index 1Ch	-1Fh Base Address Register 3 - F2BAR3 (RO)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
ndex 20h-	23h Base Address Register 4 - F2BAR4 (R/W)	Reset Value: 0000001h
	ress 0 Register. This register allows access to I/O mapped Bus Mastering IDE re- byte I/O address range. Refer to Table 6-36 on page 260 for the IDE controller re-	
31:4	Bus Mastering IDE Base Address.	
3:0	Address Range. (Read Only)	
Index 24h-	2Bh Reserved	Reset Value: 00h
ndex 2Ch	-2Dh Subsystem Vendor ID (RO)	Reset Value: 100Bh
ndex 2Eh-	-2Fh Subsystem ID (RO)	Reset Value: 0502h

### Table 6-35. F2: PCI Header/Channels 0 and 1 Registers for IDE Controller Configuration (Continued)

Bit	Description	
Index 30h	-3Fh Reserved	Reset Value: 00h
Index 40h	Reset Value: 00009172h	
If Index 44	h[31] = 0, Format 0. Bits [15:0] configure the same timing control for both command and	data.
— Pic — Pic — Pic — Pic	settings for a Fast-PCI clock frequency of 33.3 MHz: Mode 0 = 00009172h Mode 1 = 00012171h Mode 2 = 00020080h Mode 3 = 00032010h Mode 4 = 00040010h	
— Pic — Pic — Pic — Pic — Pic	settings for a Fast-PCI clock frequency of 66.7 MHz: Mode 0 = 0000F8E4h Mode 1 = 000153F3h Mode 2 = 000213F1h Mode 3 = 00034231h Mode 4 = 00041131h Il references to "cycle" in the following bit descriptions are to a Fast-PCI clock cycle.	
31:20	Reserved. Must be set to 0.	
19:16	PIOMODE. PIO mode.	
15:12	t2l. Recovery time (value + 1 cycle).	
11:8	t3. IDE_IOW# data setup time (value + 1 cycle).	
7:4	t2W. IDE_IOW# width minus t3 (value + 1 cycle).	
3:0	t1. Address Setup Time (value + 1 cycle).	
If Index 44	h[31] = 1, Format 1. Bits [31:0] allow independent timing control of command and data.	
— Pic — Pic — Pic — Pic	settings for a Fast-PCI clock frequency of 33.3 MHz: Mode 0 = 9172D132h Mode 1 = 21717121h Mode 2 = 00803020h Mode 3 = 20102010h Mode 4 = 00100010h	
— Pic — Pic — Pic — Pic	settings for a Fast-PCI clock frequency of 66.7 MHz: Mode 0 = F8E4F8E4h Mode 1 = 53F3F353h Mode 2 = 13F18141h Mode 3 = 42314231h Mode 4 = 11311131h	
Note: A	Il references to "cycle" in the following bit descriptions are to a Fast-PCI clock cycle.	
31:28	t2IC. Command cycle recovery time (value + 1 cycle).	
27:24	t3C. Command cycle IDE_IOW# data setup (value + 1 cycle).	
23:20	t2WC. Command cycle IDE_IOW# pulse width minus t3 (value + 1 cycle).	
19:16	t1C. Command cycle address setup time (value + 1 cycle).	
15:12	t2ID. Data cycle recovery time (value + 1 cycle).	
11:8	t3D. Data cycle IDE_IOW# data setup (value + 1 cycle).	
7.4	t2WD. Data cycle IDE_IOW# pulse width minus t3 (value + 1 cycle).	
7:4		

Bit	Description	
Index 44h	-47h Channel 0 Drive 0 DMA Control Register (R/W)	Reset Value: 00077771h
The structu	ure of this register depends on the value of bit 20.	
If bit $20 = 0$	D, Multiword DMA	
Settings fo	r a Fast-PCI clock frequency of 33.3 MHz:	
	tiword DMA Mode 0 = 00077771h	
	tiword DMA Mode 1 = 00012121h	
	tiword DMA Mode 2 = 00002020h	
0	r a Fast-PCI clock frequency of 66.7 MHz: tiword DMA Mode 0 = 000FFFF3h	
	iword DMA Mode 1 = 00035352h	
— Mult	tiword DMA Mode 2 = 00015151h	
Note: A	Il references to "cycle" in the following bit descriptions are to a Fast-PCI clock cycle.	
31	<b>PIO Mode Format.</b> This bit sets the PIO mode format for all channels and drives. Bit 31 of W, but have no function so are defined as reserved.	Offsets 2Ch, 34h, and 3Ch are R/
	0: Format 0.	
	1 Format 1.	
30:21	Reserved. Must be set to 0.	
20	DMA Select. Selects type of DMA operation. 0: Multiword DMA	
19:16	tKR. IDE_IOR# recovery time (4-bit) (value + 1 cycle).	
15:12	tDR. IDE_IOR# pulse width (value + 1 cycle).	
11:8	tKW. IDE_IOW# recovery time (4-bit) (value + 1 cycle).	
7:4	tDW. IDE_IOW# pulse width (value + 1 cycle).	
3:0	tM. IDE_CS[1:0]# to IDE_IOR#/IOW# setup; IDE_CS[1:0]# setup to IDE_DACK0#/DACK1	#
	I, UltraDMA	
0	r a Fast-PCI clock frequency of 33.3 MHz:	
	aDMA Mode 0 = 00921250h aDMA Mode 1 = 00911140h	
	aDMA Mode 2 = 00911030h	
	r a Fast-PCI clock frequency of 66.7 MHz:	
0	aDMA Mode 0 = 009436A1h	
— Ultra	aDMA Mode 1 = 00933481h	
— Ultra	aDMA Mode 2 = 00923261h	
Note: A	Il references to "cycle" in the following bit descriptions are to a Fast-PCI clock cycle.	
31	<b>PIO Mode Format.</b> This bit sets the PIO mode format for all channels and drives. Bit 31 of W, but have no function so are defined as reserved.	Offsets 2Ch, 34h, and 3Ch are R/
	0: Format 0.	
	1: Format 1.	
30:24	Reserved. Must be set to 0.	
23:21	BSIZE. Input buffer threshold.	
20	DMA Select. Selects type of DMA operation. 1: UltraDMA.	
19:16	tCRC. CRC setup UDMA in IDE_DACK# (value + 1 cycle) (for host terminate CRC setup =	= tMLI + tSS).
15:12	tSS. UDMA out (value + 1 cycle).	
11:8	tCYC. Data setup and cycle time UDMA out (value + 2 cycles).	
7:4	<b>tRP.</b> Ready to pause time (value + 1 cycle). Note: tRFS + 1 tRP on next clock.	
3:0	tACK. IDE_CS[1:0]# setup to IDE_DACK0#/DACK1# (value + 1 cycle).	

## Table 6-35. F2: PCI Header/Channels 0 and 1 Registers for IDE Controller Configuration (Continued)

### Table 6-35. F2: PCI Header/Channels 0 and 1 Registers for IDE Controller Configuration (Continued)

Bit	Description	
Index 48 Channel	-4Bh Channel 0 Drive 1 PIO Register (R/W) Drive 1 Programmed I/O Control Register. See F2 Index 40h for bit descriptions.	Reset Value: 00009172h
	-4FhChannel 0 Drive 1 DMA Control Register (R/W)Drive 1 MDMA/UDMA Control Register. See F2 Index 44h for bit descriptions.he PIO Mode format is selected in F2 Index 44h[31], bit 31 of this register is defined as reserved.	Reset Value: 00077771h
Index 50 Channel	-53h Channel 1 Drive 0 PIO Register (R/W) Drive 0 Programmed I/O Control Register. See F2 Index 40h for bit descriptions.	Reset Value: 00009172h
	-57h Channel 1 Drive 0 DMA Control Register (R/W) Drive 0 MDMA/UDMA Control Register. See F2 Index 44h for bit descriptions. he PIO Mode format is selected in F2 Index 44h[31], bit 31 of this register is defined as reserved.	Reset Value: 00077771h
Index 58 Channel	-5Bh Channel 1 Drive 1 PIO Register (R/W) Drive 1 Programmed I/O Control Register. See F2 Index 40h for bit descriptions.	Reset Value: 00009172h
	-5FhChannel 1 Drive 1 DMA Control Register (R/W)Drive 1 MDMA/UDMA Control Register. See F2 Index 44h for bit descriptions.he PIO Mode format is selected in F2 Index 44h[31], bit 31 of this register is defined as reserved.	Reset Value: 00077771h
Index 60	-FFh Reserved	Reset Value: 00h

### 6.4.3.1 IDE Controller Support Registers

F2 Index 20h, Base Address Register 4 (F2BAR4), points to the base address of where the registers for IDE controller configuration are located. Table 6-36 gives the bit for-

mats of the I/O mapped IDE Controller Configuration registers that are accessed through F2BAR4.

### Table 6-36. F2BAR4+I/O Offset: IDE Controller Configuration Registers

Bit			
Offset 00h			
7:4	Reserved. Must be set to 0. Must return 0 on reads.		
3	Read or Write Control. Sets the direction of bus master transfers.		
	0: PCI reads performed.		
	1: PCI writes performed.		
	This bit should not be changed when the bus master is active.		
2:1	Reserved. Must be set to 0. Must return 0 on reads.		
0	Bus Master Control. Controls the state of the bus master.		
	0: Disable master.		
	1: Enable master.		
	Bus master operations can be halted by setting this bit to 0. Once an operation has been habit is set to 0 while a bus master operation is active, the command is aborted and the data carded. This bit should be reset after completion of data transfer.		
Offset 01h	Not Used		
Offset 02h	IDE Bus Master 0 Status Register — Primary (R/W)	Reset Value: 00h	
7	Simplex Mode. (Read Only) Indicates if both the primary and secondary channel operate	e independently.	
	0: Yes.		
	1: No (simplex mode).		
6	Drive 1 DMA Enable. When asserted, allows Drive 1 to perform DMA transfers.		
	0: Disable.		
	1: Enable.		
5	Drive 0 DMA Enable. When asserted, allows Drive 0 to perform DMA transfers.		
	0: Disable.		
	1: Enable.		
4:3	Reserved. Must be set to 0. Must return 0 on reads.		
2	Bus Master Interrupt. Indicates if the bus master detected an interrupt.		
	0: No.		
	1: Yes. Write 1 to clear.		
1	Bus Master Error. Indicates if the bus master detected an error during data transfer.		
	0: No.		
	1: Yes. Write 1 to clear.		
0	Bus Master Active. Indicates if the bus master is active.		
	0: No.		
	1: Yes.		
Offset 03h	Not Used		
Offset 04h	07h IDE Bus Master 0 PRD Table Address — Primary (R/W)	Reset Value: 00000000h	
31:2	Pointer to the Physical Region Descriptor Table. This bit field contains a PRD table point	inter for IDE Bus Master 0.	
	When written, this field points to the first entry in a PRD table. Once IDE Bus Master 0 is $e = 1$ , it loads the pointer and updates this field (by adding 08h) so that is points to the next	, J	
	When read, this register points to the next PRD.		
1:0	Reserved. Must be set to 0.		

Bit	Description	
Offset 08h	IDE Bus Master 1 Command Register — Secondary (R/W)	Reset Value: 00h
7:4	Reserved. Must be set to 0. Must return 0 on reads.	
3	Read or Write Control. Sets the direction of bus master transfers.	
	0: PCI reads are performed.	
	1: PCI writes are performed.	
	This bit should not be changed when the bus master is active.	
2:1	Reserved. Must be set to 0. Must return 0 on reads.	
0	Bus Master Control. Controls the state of the bus master.	
	0: Disable master.	
	1: Enable master.	
	Bus master operations can be halted by setting this bit to 0. Once an operation has been habit is set to 0 while a bus master operation is active, the command is aborted and the data carded. This bit should be reset after completion of data transfer.	
Offset 09h	Not Used	
Offset 0Ah	IDE Bus Master 1 Status Register — Secondary (R/W)	Reset Value: 00h
7	Reserved. (Read Only)	
6	Drive 1 DMA Capable. Allow Drive 1 to perform DMA transfers.	
	0: Disable.	
	1: Enable.	
5	Drive 0 DMA Capable. Allow Drive 0 to perform DMA transfers.	
	0: Disable.	
	1: Enable.	
4:3	Reserved. Must be set to 0. Must return 0 on reads.	
2	Bus Master Interrupt. Indicates if the bus master detected an interrupt.	
	0: No.	
	1: Yes. Write 1 to clear.	
1	Bus Master Error. Indicates if the bus master detected an error during data transfer.	
	0: No.	
	1: Yes. Write 1 to clear.	
0	Bus Master Active. Indicates if the bus master is active.	
	0: No.	
	1: Yes.	
Offset 0Bh	Not Used	
Offset 0Ch	OFh IDE Bus Master 1 PRD Table Address — Secondary (R/W)	Reset Value: 00000000h
31:2	Pointer to the Physical Region Descriptor Table. This bit field contains a PRD table point	inter for IDE Bus Master 1.
	When written, this field points to the first entry in a PRD table. Once IDE Bus Master 1 is $e = 1$ ), it loads the pointer and updates this field (by adding 08h) so that is points to the next	· •
	When read, this register points to the next PRD.	
1:0	Reserved. Must be set to 0.	

### Table 6-36. F2BAR4+I/O Offset: IDE Controller Configuration Registers (Continued)

### 6.4.4 Audio Registers - Function 3

The register designated as Function 3 (F3) is used to configure the PCI portion of support hardware for the audio registers. The bit formats for the PCI Header registers are given in Table 6-37. A Base Address register (F3BAR0), located in the PCI Header registers of F3, is used for pointing to the register space designated for support of audio, described later in this section.

### Table 6-37. F3: PCI Header Registers for Audio Configuration

Bit	Description	
Index 00h	01h Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h	03h Device Identification Register (RO)	Reset Value: 0503h
Index 04h	05h PCI Command Register (R/W)	Reset Value: 0000h
15:3	Reserved. (Read Only)	
2	Bus Master. Allow the Core Logic module bus mastering capabilities.	
	0: Disable.	
	1: Enable. (Default)	
	This bit must be set to 1.	
1	Memory Space. Allow the Core Logic module to respond to memory cycles from the PCI bus	
	0: Disable.	
	1: Enable.	
	This bit must be enabled to access memory offsets through F3BAR0 (See F3 Index 10h).	
0	Reserved. (Read Only)	
Index 06h	07h PCI Status Register (RO)	Reset Value: 0280h
Index 08h	Device Revision ID Register (RO)	Reset Value: 00h
Index 09h	0Bh PCI Class Code Register (RO)	Reset Value: 040100h
Index 0Ch	PCI Cache Line Size Register (RO)	Reset Value: 00h
Index 0Dh	PCI Latency Timer Register (RO)	Reset Value: 00h
Index 0Eh	PCI Header Type (RO)	Reset Value: 00h
Index 0Fh	PCI BIST Register (RO)	Reset Value: 00h
Index 10h	13h Base Address Register - F3BAR0 (R/W)	Reset Value: 00000000h
used to co	er sets the base address of the memory mapped audio interface control register block. This is a ntrol the audio FIFO and codec interface, as well as to support VSA SMIs. Bits [11:0] are read o memory address range. Refer to Table 6-38 on page 263 for the audio configuration register bi	nly (0000 0000 0000), indicat
31:12	1:12 Audio Interface Base Address.	
11:0	Address Range. (Read Only)	
Index 14h	2Bh Reserved	Reset Value: 00h
Index 2Ch	-2Dh Subsystem Vendor ID (RO)	Reset Value: 100Bh
Index 2Eh	-2Fh Subsystem ID (RO)	Reset Value: 0503h
Index 30h	FFh Reserved	Reset Value: 00h

#### 6.4.4.1 Audio Support Registers

F3 Index 10h, Base Address Register 0 (F3BAR0), points to the base address of where the registers for audio support are located. Table 6-38 gives the bit formats of the

memory mapped audio configuration registers that are accessed through F3BAR0.

### Table 6-38. F3BAR0+Memory Offset: Audio Configuration Registers

Bit	Description		
Offset 00I	n-03h	Codec GPIO Status Register (R/W)	Reset Value: 0000000h
31	Codec GPIO Interface.		
	0: Disable.		
	1: Enable.		
30	Codec GPIO SMI. When asserted	, allows codec GPIO interrupt to generate an SMI	
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at Second level SMI status is reported	F1BAR0+I/O Offset 00h/02h[1]. d at F3BAR0+Memory Offset 10h/12h[1].	
29:21	Reserved. Must be set to 0.		
20	Codec GPIO Status Valid. (Read	Only) Indicates if the status read is valid.	
	0: Yes.		
	1: No.		
19:0	Codec GPIO Pin Status. (Read C the SDATA_IN signal.	<b>Dnly)</b> This field indicates the GPIO pin status that i	s received from the codec in slot 12 or
Offset 04I	n-07h	Codec GPIO Control Register (R/W)	Reset Value: 00000000h
31:20	Reserved. Must be set to 0.		
19:0	Codec GPIO Pin Data. This field i	ndicates the GPIO pin data that is sent to the code	ec in slot 12 on the SDATA_OUT signa
Offset 08	n-0Bh	Codec Status Register (R/W)	Reset Value: 00000000h
31:24	Codec Status Address. (Read O slot 1 bits [19:12].	nly) Address of the register for which status is bein	ng returned. This address comes from
23	Codec Serial INT Enable. When a	asserted, allows codec serial interrupt to cause an	n SMI.
	0: Disable.		
	1: Enable.		
	Top level SMI status is reported at Second level SMI status is reporte	F1BAR0+I/O Offset 00h/02h[1]. d at F3BAR0+Memory Offset 10h/12h[1].	
22	SYNC Pin. Sets SYNC high or low	<i>I</i> .	
	0: Low.		
	1: High.		
21	SDATA_IN2_EN. When enabled, a	allows use of SDATA_IN2 input.	
	0: Disable.		
	1: Enable.		
20	Audio Bus Master 5 AC97 Slot S	elect. Selects slot for Audio Bus Master 5 to recei	ve data.
	0: Slot 6.		
	1: Slot 11.		
19	Audio Bus Master 4 AC97 Slot S	elect. Selects slot for Audio Bus Master 4 to trans	mit data.
	0: Slot 6.		
	1: Slot 11.		
18	Reserved. Must be set to 0.		
17		ec status data in bits [15:0] of this register is upda ot are all set in current AC97 frame).	ted in the current AC97 frame. (codec
	<b>3</b> /		
	0: Not new.		

AMD Geode™ SC1200/SC1201 Processor Data Book

Bit	Description		
16	<b>Codec Status Valid. (Read Only)</b> Indicates if the status in bits [15:0] of this register is valid. This bit is high during slots 3 to 11 of the AC97 frame (i.e., for approximately 14.5 µs), for every frame.		
	0: No.		
	1: Yes.		
15:0	<b>Codec Status. (Read Only)</b> This is the codec status data that is received from the codec in slot 2 on SDATA_IN. Only bits [19:4] are used from slot 2. If this register is read with both bits 16 and 17 of this register set to 1, this field is updated in the current AC97 frame, and codec status data is valid. This bit field is updated only if the codec sent status data.		
Offset 0C	h-0Fh Codec Command Register (R/W) Reset Value: 0000000h		
31:24	<b>Codec Command Address.</b> Address of the codec control register for which the command is being sent. This address go in slot 1 bits [19:12] on SDATA_OUT.		
23:22	Codec Communication. Indicates the codec that the Core Logic module is communicating with.		
	00: Primary codec		
	01: Secondary codec		
	10: Third codec		
	11: Fourth codec		
	Only 00 and 01 are valid settings for this bit field.		
21:17	Reserved. Must be set to 0.		
16	Codec Command Valid. (Read Only) Indicates if the command in bits [15:0] of this register is valid.		
	0: No.		
	1: Yes.		
	This bit is set by hardware when a codec command is written to the Codec Command register. It remains set until the command has been sent to the codec.		
15:0	Codec Command. This is the command being sent to the codec in bits [19:4] of slot 2 on SDATA_OUT.		
Offset 10	n-11h Second Level Audio SMI Status Register (RC) Reset Value: 000h		
	this register contain second level SMI status reporting. Top level is reported at F1BAR0+I/O Offset 00h/02h[1]. Reading this ears the status bits at both the second and top levels. Note that bit 0 has a third level of status reporting which also must be ear".		
	y "Mirror" version of this register exists at F3BAR0+I/O Memory Offset 12h. If the value of the register must be read without e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.		
15:8			
15:8 7	e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.           Reserved.         Must be set to 0.           Audio Bus Master 5 SMI Status.         Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.		
	e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.  Reserved. Must be set to 0.  Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.  0: No.		
	<ul> <li>e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory</li> </ul>		
	<ul> <li>e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> </ul>		
7	<ul> <li>e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).</li> <li>Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.</li> </ul>		
7	<ul> <li>e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).</li> </ul>		
7	<ul> <li>e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).</li> <li>Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).</li> <li>An SMI is then generated when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 40h[0] = 1).</li> </ul>		
7	e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.         Reserved. Must be set to 0.         Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).         An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).         Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).         Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).         An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1).		
7	<ul> <li>SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.</li> <li>Reserved. Must be set to 0.</li> <li>Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).</li> <li>Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.</li> <li>0: No.</li> <li>1: Yes.</li> <li>SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1).</li> <li>An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1).</li> <li>Audio Bus Master 3 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 3.</li> </ul>		
7	e SMI source (and consequently de-asserting SMI), F3BAR0+Memory Offset 12h can be read instead.         Reserved. Must be set to 0.         Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1).         An SMI is then generated when the End of Page bit is set in the Audio Bus Master 5 SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1).         Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).         Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.         0: No.         1: Yes.         SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1).         An SMI is then generated when the End of Page bit is set in the Audio Bus Master 4 SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1).		

Bit	Description		
4	Audio Bus Master 2 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 2.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR0+Memory Offset 30h[0] = 1). An SMI is then generated when the End of Page bit is set in the Audio Bus Master 2 SMI Status Register (F3BAR0+Memory Offset 31h[0] = 1).		
3	Audio Bus Master 1 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 1.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR0+Memory Offset 28h[0] = 1). An SMI is then generated when the End of Page bit is set in the Audio Bus Master 1 SMI Status Register (F3BAR0+Memory Offset 29h[0] = 1).		
2	Audio Bus Master 0 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 0.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR0+Memory Offset 20h[0] = 1). An SMI is then generated when the End of Page bit is set in the Audio Bus Master 0 SMI Status Register (F3BAR0+Memory Offset 21h[0] = 1).		
1	Codec Serial or GPIO Interrupt SMI Status. Indicates if an SMI was caused by a serial or GPIO interrupt from codec.		
	0: No.		
	1: Yes.		
	SMI generation enabling for codec serial interrupt: F3BAR0+Memory Offset 08h[23] = 1. SMI generation enabling for codec GPIO interrupt: F3BAR0+Memory Offset 00h[30] = 1.		
0	I/O Trap SMI Status. Indicates if an SMI was caused by an I/O trap.		
	0: No.		
	1: Yes.		
	The next level (third level) of SMI status reporting is at F3BAR0+Memory Offset 14h.		
Offset 12	h-13h Second Level Audio SMI Status Mirror Register (RO) Reset Value: 0000h		
	The bits in this register contain second level SMI status reporting. Top level is reported at F1BAR0+I/O Offset 00h/02h[1] Reading this register does not clear the status bits. See F3BAR0+Memory Offset 10h.		
15:8	Reserved. Must be set to 0.		
7	Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1). The End of Page bit must be cleared before this bit can be cleared.		
6	Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1). An SMI is then gen- erated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1). The End of Page bit must be cleared before this bit can be cleared.		
5	Audio Bus Master 3 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 3.		
	0: No.		
	1: Yes.		
	SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR0+Memory Offset 38h[0] = 1). An SMI is then gen-		

Bit	Description
4	Audio Bus Master 2 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 2.
	0: No.
	1: Yes.
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR0+Memory Offset 30h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 31h[0] = 1). The End of Page bit must be cleared before this bit can be cleared.
3	Audio Bus Master 1 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 1.
	0: No.
	1: Yes.
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR0+Memory Offset 28h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 29h[0] = 1). The End of Page bit must be cleared before this bit can be cleared.
2	Audio Bus Master 0 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 0.
	0: No.
	1: Yes.
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR0+Memory Offset 20h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 21h[0] = 1). The End of Page bit must be cleared before this bit can be cleared.
1	Codec Serial or GPIO Interrupt SMI Status. Indicates if an SMI was caused by a serial or GPIO interrupt from codec.
	0: No.
	1: Yes.
	SMI generation enabling for codec serial interrupt: F3BAR0+Memory Offset 08h[23] = 1. SMI generation enabling for codec GPIO interrupt: F3BAR0+Memory Offset 00h[30] = 1.
0	I/O Trap SMI Status. Indicates if an SMI was caused by an I/O trap.
	0: No.
	1: Yes.
	The next level (third level) of SMI status reporting is at F3BAR0+Memory Offset 14h.
Offset 14	
tl	or the four SMI status bits (bits [13:10]), if the activity was a fast write to an even address, no SMI is generated regardless of ne DMA, MPU, or Sound Card status. If the activity was a fast write to an odd address, an SMI is generated but bit 13 is set to 1.
31:24	Fast Path Write Even Access Data. (Read Only) This bit field contains the data from the last Fast Path Write Even access. These bits change only on a fast write to an even address.
23:16	Fast Path Write Odd Access Data. (Read Only) This bit field contains the data from the last Fast Path Write Odd access. These bits change on a fast write to an odd address, and also on any non-fast write.
15	Fast Write A1. (Read Only) This bit contains the A1 value for the last Fast Write access.
14	Read or Write I/O Access. (Read Only) Indicates if the last trapped I/O access was a read or a write.
	0: Read.
	1: Write.
13	Sound Card or FM Trap SMI Status. (Read to Clear) Indicates if an SMI was caused by a trapped I/O access to the Sound Card or FM I/O Trap.
	0: No.
	1: Yes. (See the note included in the general description of this register above.)
	······································
	Fast Path Write must be enabled, F3BAR0+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Path Write is disabled, the SMI is reported in bit 10 of this register.
	Fast Path Write must be enabled, F3BAR0+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Path Write is

Bit	Description
12	DMA Trap SMI Status. (Read to Clear) Indicates if an SMI was caused by a trapped I/O access to the DMA I/O Trap.
	0: No.
	1: Yes. (See the note included in the general description of this register above.)
	This is the third level of SMI status reporting.
	Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].
	Top level is reported at F1BAR0+I/O Offset 00h/02h[1].
	SMI generation enabling is at F3BAR0+Memory Offset 18h[8:7].
11	MPU Trap SMI Status. (Read to Clear) Indicates if an SMI was caused by a trapped I/O access to the MPU I/O Trap.
	0: No.
	1: Yes. (See the note included in the general description of this register above.)
	This is the third level of SMI status reporting.
	Second level of SMI status is reported at F3BAR0+Memory Offset 10h/12h[0]. Top level is reported at F1BAR0+I/O Offset 00h/02h[1].
	SMI generation enabling is at F3BAR0+Memory Offset 18h[6:5].
10	Sound Card or FM Trap SMI Status. (Read to Clear) Indicates if an SMI was caused by a trapped I/O access to the Sound
10	Card or FM I/O Trap.
	0: No.
	1: Yes. (See the note included in the general description of this register above.)
	Fast Path Write must be disabled, F3BAR0+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Path Write is
	enabled, the SMI is reported in bit 13 of this register.
	This is the third level of SMI status reporting.
	Second level of SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].
	Top level is reported at F1BAR0+I/O Offset 00h/02h[1].
0.0	SMI generation enabling is at F3BAR0+Memory Offset 18h[2].
9:0	X-Bus Address (Read Only). This bit field] contains the captured ten bits of X-Bus address.
<b>Mile at 40</b>	
Offset 18	
15:12	Reserved. Must be set to 0.
	Reserved. Must be set to 0.         Fast Path Write Enable.       Fast Path Write (an SMI is not generated on certain writes to specified addresses).
15:12	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.
15:12	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.
15:12 11	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.
15:12 11	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         1: Enable.         1: Enable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         1: Enable.         1: Enable.         1: Enable.         1: Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].
15:12 11 10:9	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Thrid level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Thrid level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Thrid level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].
15:12 11 10:9 8	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Thrid level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level
15:12 11 10:9 8 7	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         10: Disable.         1: Enable.         1: Enable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         1: Enable.         1: Disable.         1: Enable.         1: Enable.         1: Disable.         1: Enable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BA
15:12 11 10:9 8 7	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         10: Disable.         1: Enable.         1: Enable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         1: Enable.         1: Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Thi
15:12 11 10:9 8 7	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port Coh-DFh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 10h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F1BAR0+I/O Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third
15:12 11 10:9 8 7	Reserved. Must be set to 0.         Fast Path Write Enable. Fast Path Write (an SMI is not generated on certain writes to specified addresses).         0: Disable.         1: Enable.         In Fast Path Write, the Core Logic module responds to writes to addresses: 388h, 38Ah, 38B, 2x0h, 2x2h, and 2x8h.         Fast Read. These two bits hold part of the response that the Core Logic module returns for reads to several I/O locations.         High DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.         0: Disable.         1: Enable.         1: Second level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 14h[12].         Low DMA I/O Trap. If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.         0: Disable.         1: Enable.         Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1].         Second level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 10h/12h[0].         Third level SMI status is reported at F3BAR0+Memory Offset 14h[12].

Bit	Description				
5	Low MPU I/O Trap. If this bit is enabled and an access occurs at I/O Port 300h-301h, an SMI is generated.				
	0: Disable.				
	1: Enable.				
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1				
	Second level SMI status is reported at F3BAR0+Memory Offset 14				
4		Third level SMI status is reported at F3BAR0+Memory Offset 14h[11]. Fast Path Read Enable/SMI Disable. When asserted, read Fast Path (an SMI is not generated on reads from specified			
•	addresses).				
	0: Disable.				
	1: Enable.				
	In Fast Path Read the Core Logic module responds to reads of ac	dresses: 388h-38Bh; 2x0h, 2x1, 2x2h, 2x3, 2x8 and 2x9h.			
	If neither sound card nor FM I/O mapping is enabled, then status	read trapping is not possible.			
3	FM I/O Trap. If this bit is enabled and an access occurs at I/O Po	rt 388h-38Bh, an SMI is generated.			
	0: Disable.				
	1: Enable.				
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1				
	Second level SMI status is reported at F3BAR0+Memory Offset				
2	<b>Sound Card I/O Trap.</b> If this bit is enabled and an access occurs erated.	Sound Card I/O Trap. If this bit is enabled and an access occurs in the address ranges selected by bits [1:0], an SMI is generated.			
	0: Disable.				
	1: Enable.				
	Top level SMI status is reported at F1BAR0+I/O Offset 00h/02h[1	•			
	Second level SMI status is reported at F3BAR0+Memory Offset 1 Third level SMI status is reported at F3BAR0+Memory Offset 14				
1:0	Sound Card Address Range Select. These bits select the address range for the sound card I/O trap.				
	00: I/O Port 220h-22Fh         10: I/O Port 260h-26Fh           01: I/O Port 240h-24Fh         11: I/O Port 280h-28Fh				
Offset 1A	1Ah-1Bh Internal IRQ Enable Registe	r (R/W) Reset Value: 0000h			
15	IRQ15 Internal. Configures IRQ15 for internal (software) or exter	nal (hardware) use.			
	0: External.				
	0: External. 1: Internal.				
14	1: Internal.	nal (hardware) use.			
14	1: Internal.	nal (hardware) use.			
14	1: Internal. IRQ14 Internal. Configures IRQ14 for internal (software) or exter	nal (hardware) use.			
14	<ol> <li>Internal.</li> <li>IRQ14 Internal. Configures IRQ14 for internal (software) or external.</li> <li>0: External.</li> <li>1: Internal.</li> </ol>	nal (hardware) use.			
	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.	· · ·			
13	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.	· · ·			
13	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter	· · ·			
13	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or external.         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or external.         0: External.         1: Internal.	nal (hardware) use.			
13 12	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         1: Internal.	nal (hardware) use.			
13 12 11	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         IRQ11 Internal.         0: External.         1: Internal.         IRQ11 Internal.         0: External.         1: Internal.         1: Internal.	nal (hardware) use. nal (hardware) use.			
13 12	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter	nal (hardware) use. nal (hardware) use.			
13 12 11	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         IRQ11 Internal.         0: External.         1: Internal.         IRQ11 Internal.         0: External.         1: Internal.         1: Internal.	nal (hardware) use. nal (hardware) use.			
13 12 11 10	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         1: Internal.	nal (hardware) use. nal (hardware) use. nal (hardware) use.			
13 12 11	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         1: Internal.         IRQ9 Internal. Configures IRQ9 for internal (software) or external	nal (hardware) use. nal (hardware) use. nal (hardware) use.			
13 12 11 10	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal.         Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         1: Internal.	nal (hardware) use. nal (hardware) use. nal (hardware) use.			
13 12 11 10	1: Internal.         IRQ14 Internal. Configures IRQ14 for internal (software) or exter         0: External.         1: Internal.         Reserved. Must be set to 0.         IRQ12 Internal. Configures IRQ12 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ11 Internal. Configures IRQ11 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         IRQ10 Internal. Configures IRQ10 for internal (software) or exter         0: External.         1: Internal.         1: Internal.         IRQ9 Internal. Configures IRQ9 for internal (software) or external	nal (hardware) use. nal (hardware) use. nal (hardware) use.			

Bit       Description         7       IRQ7 Internal. Configures IRQ7 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         6       Reserved. Must be set to 0.         5       IRQ5 Internal. Configures IRQ5 for internal (software) or external (hardware) use.         0:       External.         1:       Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0:       External.         1:       Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         2:       Reserved. Must be set to 0.         1:       Internal.         2:       Reserved. Must be set to 0.         1:       Internal.         2:       Reserved. Must be set to 0.         1:       Internal.         2:       Reserved. Must be set to 0.         0:       Reserved. Must be set to 0.         0:       External.         1:       Internal.         2:       Reserved. Must be set to 0.         0:       Reserved. Must be set to 0.         0:       Reserved. Must be set to 0.         0:       Sit	
0: External.         1: Internal.         6       Reserved. Must be set to 0.         5       IRGG Internal. Configures IRQ5 for internal (software) or external (hardware) use.         0: External.       1: Internal.         4       IRQ4 Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       1: Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       1: Internal.         2: Reserved. Must be set to 0.       1         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       1: Internal.         0: External.       1: Internal IRQ1 for Internal (software) or external (hardware) use.         0: External.       1: Internal IRQ1 for Internal (software) or external (hardware) use.         1: Internal.       1: Internal IRQ1 for Internal IRQ for Internal	
1: Internal.         6       Reserved. Must be set to 0.         5       IRQS Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.          1: Internal.          4       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.          1: Internal.          0: External.          1: Internal.          1: Internal.          0: Disable.          1: Enable.	
6       Reserved. Must be set to 0.         5       IRQS Internal. Configures IRQS for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         4       IRQ4 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         1:       Internal.         1:       Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0:       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0:       Reserved. Must be set to 0.         0:       Reserved. Must be set to 0.         0:       Disable.         1:       Enable.         1:       Enable.         2:       Rese	
5       IRQ5 Internal. Configures IRQ5 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         4       IRQ4 Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0       Reserved. Must be set to 0.         0       Reserved. Must be set to 0.         0       Reset Value: 0000C         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0:       Disable.         1:       Enable.	
0: External.         1: Internal.         4       IRQ4 Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0: External.         1: Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.         1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.         1: Internal.         0       Reserved. Must be set to 0.         1: Internal.         0       Reserved. Must be set to 0.         1: Internal       Reserved.         0: Disable.       I: Enable.         1: Enable.       Reserved. (Write Only)         0: Disable.       I: Enable.         29       Reserved. (Write Only)         0: Disable.       I: Enable.         27       Mask Internal IR	
1: Internal.         4       IRQ4 Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0: External.         1: Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.         1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       Configures IRQ1 for internal (software) or external (hardware) use.         0: External.       1: Internal.         0       Reserved. Must be set to 0.         0       Reserved. (Write Only)         0: Disable.       1: Enable.         1: Enable.       1         30       Mask Internal IRQ14. (Write Only)         0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.         21       Mask Internal IRQ11. (Write Only)	
4       IRQ4 Internal. Configures IRQ4 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0:       Reserved. Must be set to 0.         0:       Disable.         1:       Enable.         2:       Reserved. (Write Only)         0:       Disable.         1:       Enable.         2:       Reserved. (Write Only)         0:       Disable.         1:	
0: External.         1: Internal.         3: IR03 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.         1: Internal.         2: Reserved. Must be set to 0.         1         1: R01 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.         1: Internal.         0: Disable.         1: Enable.         30       Mask Internal IRQ14. (Write Only)         0: Disable.         1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.	
1: Internal.         3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0: External.         1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.         1: Internal.         0       Reserved. Must be set to 0.         0       Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)         Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0: Disable.       1: Enable.         330       Mask Internal IRQ14. (Write Only)         0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Di	
3       IRQ3 Internal. Configures IRQ3 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0:       Disable set to 0.         0:       Disable.         1:       Enable.         2:       Reserved. (Write Only)         0:       Disable.         1:       Enable.         2:       Mask Internal IRQ12. (Write Only)         0:       Disable.         1:       Enable.         2:       Mask Internal IRQ11. (Write Only)         0:       Disable.         1:       Enable. <td< th=""><th></th></td<>	
0: External.         1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.         1: Internal.         0: Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)         Note: Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0: Disable.       1: Enable.         30       Mask Internal IRQ14. (Write Only)         0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable	
1: Internal.         2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0: External.       1: Internal.         1: Internal.       1: Internal.         0       Reserved. Must be set to 0.         Offset 1Cb-1Fh       Internal IRQ Control Register (R/W)       Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       0: Disable.       1: Enable.         30       Mask Internal IRQ14. (Write Only)       0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.       1: Enable.         27       Mask Internal IRQ11. (Write Only)       0: Disable.         27       Mask Internal IRQ11. (Write Only)       0: Disable.         28       Mask Internal IRQ10. (Write Only)       0: Disable.         29       Reserved. (Write Only)       0: Disable.         21       Enable.       1: Enable.         227       Mask Internal IRQ10. (Write Only)       0: Disable.         28       Mask Internal IRQ10. (Write Only) <th></th>	
2       Reserved. Must be set to 0.         1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0       Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0:       Disable.         1:       Enable.         30       Mask Internal IRQ14. (Write Only)         0:       Disable.         1:       Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0:       Disable.         1:       Enable.         27       Mask Internal IRQ11. (Write Only)         0:       Disable.         1:       Enable.         26       Mask Internal IRQ10. (Write Only)         0:       Disable.         1:       Enable.	
1       IRQ1 Internal. Configures IRQ1 for internal (software) or external (hardware) use.         0:       External.         1:       Internal.         0       Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)         Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0:       Disable.         1:       Enable.         30       Mask Internal IRQ14. (Write Only)         0:       Disable.         1:       Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0:       Disable.         1:       Enable.         27       Mask Internal IRQ11. (Write Only)         0:       Disable.         1:       Enable.         26       Mask Internal IRQ10. (Write Only)         0:       Disable.         1:       Enable.	
0: External.         1: Internal.         0       Reserved. Must be set to 0.         Offset 1ChFFh       Internal IRQ Control Register (R/W)       Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       Reset Value: 00000         0: Disable.       1: Enable.       Reset Value: 00000         30       Mask Internal IRQ14. (Write Only)       Reset Value: 00000         0: Disable.       1: Enable.       Reset Value: 00000         29       Reserved. (Write Only) Must be set to 0.       Reset Value: 00000         28       Mask Internal IRQ12. (Write Only)       Reset Value: 00000         0: Disable.       1: Enable.       Reset Value: 00000         27       Mask Internal IRQ11. (Write Only)       Reset Value: 00000         27       Mask Internal IRQ11. (Write Only)       Reset Value: 00000         27       Mask Internal IRQ10. (Write Only)       Reset Value: 00000         28       Mask Internal IRQ11. (Write Only)       Reset Value: 00000         0: Disable.       1: Enable.       Reset Value: 00000         0: Disable.       1: Enable.       Reset Value: 000000         0: Disable.       1	
1: Internal.         0       Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)       Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       0: Disable.       0: Disable.         1: Enable.       0: Disable.       0: Disable.       0: Disable.         30       Mask Internal IRQ14. (Write Only)       0: Disable.       0: Disable.         1: Enable.       0: Disable.       0: Disable.       0: Disable.         29       Reserved. (Write Only) Must be set to 0.       0: Disable.       0: Disable.         28       Mask Internal IRQ12. (Write Only)       0: Disable.       0: Disable.         1: Enable.       0: Disable.       0: Disable.       0: Disable.         27       Mask Internal IRQ11. (Write Only)       0: Disable.       0: Disable.         28       Mask Internal IRQ11. (Write Only)       0: Disable.       0: Disable.         27       Mask Internal IRQ10. (Write Only)       0: Disable.       0: Disable.         28       Mask Internal IRQ10. (Write Only)       0: Disable.       0: Disable.         29       Fenable.       0: Disable.	
0       Reserved. Must be set to 0.         Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)       Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       0: Disable.       1: Enable.         30       Mask Internal IRQ14. (Write Only)       0: Disable.       1: Enable.         30       Mask Internal IRQ14. (Write Only)       0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.       Mask Internal IRQ12. (Write Only)       0: Disable.         21       Enable.       1: Enable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)       0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)       0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)       0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)       0: Disable.       1: Enable.	
Offset 1Ch-1Fh       Internal IRQ Control Register (R/W)       Reset Value: 00000         Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.       Image: Control Register (R/W)       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       0: Disable.       Image: Control Register (R/W)       Reset Value: 00000         31       Mask Internal IRQ15. (Write Only)       0: Disable.       Image: Control Register (R/W)       Image: Control Register (R/W)         30       Mask Internal IRQ15. (Write Only)       0: Disable.       Image: Control Register (R/W)       Image: Control Register (R/W)         30       Mask Internal IRQ14. (Write Only)       0: Disable.       Image: Control Register (R/W)       Image: Control Register (R/W)         30       Mask Internal IRQ15. (Write Only)       Image: Control Register (R/W)       Image: Control Register (R/W)       Image: Control Register (R/W)         30       Disable.       Image: Control Register (R/W)       Image:	
Note:       Bits 31:16 of this register are Write Only. Reads to these bits always return a value of 0.         31       Mask Internal IRQ15. (Write Only)         0:       Disable.         1:       Enable.         30       Mask Internal IRQ14. (Write Only)         0:       Disable.         1:       Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0:       Disable.         1:       Enable.         27       Mask Internal IRQ11. (Write Only)         0:       Disable.         1:       Enable.         27       Mask Internal IRQ11. (Write Only)         0:       Disable.         1:       Enable.         26       Mask Internal IRQ10. (Write Only)         0:       Disable.         1:       Enable.         26       Mask Internal IRQ10. (Write Only)         0:       Disable.         1:       Enable.	
31       Mask Internal IRQ15. (Write Only)         0: Disable.       1: Enable.         30       Mask Internal IRQ14. (Write Only)         0: Disable.       1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable.	000h
0: Disable.         1: Enable.         30       Mask Internal IRQ14. (Write Only)         0: Disable.         1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.	
1: Enable.         30       Mask Internal IRQ14. (Write Only)         0: Disable.         1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.	
30       Mask Internal IRQ14. (Write Only)         0: Disable.         1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         26       Isable.         1: Enable.         26       Isable.         1: Enable.         26       Isable.         1: Enable.	
0: Disable.         1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.         1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.	
1: Enable.         29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable.         26       Isable.         1: Enable.       1: Enable.	
29       Reserved. (Write Only) Must be set to 0.         28       Mask Internal IRQ12. (Write Only)         0: Disable.       1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.       1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.       1: Enable.         26       Internal IRQ10. (Write Only)         0: Disable.       1: Enable.	
<ul> <li>28 Mask Internal IRQ12. (Write Only)</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>27 Mask Internal IRQ11. (Write Only)</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>26 Mask Internal IRQ10. (Write Only)</li> <li>0: Disable.</li> <li>1: Enable.</li> </ul>	
0: Disable. 1: Enable. 27 Mask Internal IRQ11. (Write Only) 0: Disable. 1: Enable. 26 Mask Internal IRQ10. (Write Only) 0: Disable. 1: Enable.	
1: Enable.         27       Mask Internal IRQ11. (Write Only)         0: Disable.         1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.         1: Enable.	
<ul> <li>27 Mask Internal IRQ11. (Write Only)</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>26 Mask Internal IRQ10. (Write Only)</li> <li>0: Disable.</li> <li>1: Enable.</li> </ul>	
0: Disable. 1: Enable. 26 Mask Internal IRQ10. (Write Only) 0: Disable. 1: Enable.	
1: Enable.         26       Mask Internal IRQ10. (Write Only)         0: Disable.         1: Enable.	
26 Mask Internal IRQ10. (Write Only) 0: Disable. 1: Enable.	
0: Disable. 1: Enable.	
1: Enable.	
25 Mask Internal IRQ9. (Write Only)	
0: Disable.	
1: Enable.	
24 Reserved. (Write Only) Must be set to 0.	
23 Mask Internal IRQ7. (Write Only)	
0: Disable.	
1: Enable.	
22 Reserved. (Write Only) Must be set to 0.	
21 Mask Internal IRQ5. (Write Only)	
0: Disable.	
1: Enable.	

AMD Geode™ SC1200/SC1201 Processor Data Book

57	Table 6-38. F3BAR0+Memory Offset: Audio Configuration Registers (Continued)         Description
Bit	Description
20	Mask Internal IRQ4. (Write Only)
	0: Disable.
	1: Enable.
19	Mask Internal IRQ3. (Write Only)
	0: Disable.
	1: Enable.
18	Reserved. (Write Only) Must be set to 0.
17	Mask Internal IRQ1. (Write Only) 0: Disable.
10	1: Enable.
16 15	Reserved. (Write Only) Must be set to 0.         Assert Masked Internal IRQ15.
15	0: Disable.
	1: Enable.
14	Assert Masked Internal IRQ14.
14	0: Disable.
	1: Enable.
13	Reserved. Set to 0.
10	Assert Masked Internal IRQ12.
	0: Disable.
	1: Enable.
11	Assert masked internal IRQ11.
	0: Disable.
	1: Enable.
10	Assert Masked Internal IRQ10.
	0: Disable.
	1: Enable.
9	Assert Masked Internal IRQ9.
	0: Disable.
	1: Enable.
8	Reserved. Set to 0.
7	Assert Masked Internal IRQ7.
	0: Disable.
	1: Enable.
6	Reserved. Set to 0.
5	Assert Masked Internal IRQ5.
	0: Disable.
	1: Enable.
4	Assert Masked Internal IRQ4.
	0: Disable.
	1: Enable.
3	Assert Masked Internal IRQ3.
	0: Disable.
	1: Enable.
2	Reserved. Must be set to 0.

Bit	Description				
1	Assert Masked Internal IRQ1.				
	0: Disable.				
	1: Enable.				
0	Reserved. Must be set t	o 0.			
Offset 20	)h	Audio Bus Master 0 Command Register (R/W)	Reset Value: 00h		
Audio Bu	s Master 0: Output to codec	; 32-bit; Left and Right Channels; Slots 3 and 4.			
7:4	Reserved. Must be set t	o 0. Must return 0 on reads.			
3	Read or Write Control.	Sets the transfer direction of the Audio Bus Master.			
	0: PCI reads are perform	med.			
	1: PCI writes are perfor	med.			
	This bit must be set to 0	(read), and should not be changed when the bus master is active.			
2:1	Reserved. Must be set t	o 0. Must return 0 on reads.			
0	Bus Master Control. Co	ontrols the state of the Audio Bus Master.			
	0: Disable.				
	1: Enable.				
	Setting this bit to 1 enab	les the bus master to begin data transfers.			
		the bus master must either be paused, or reach EOT. Writing 0 to npredictable behavior (and may crash the bus master state machin s a PCI reset.			
Offset 21	lh	Audio Bus Master 0 SMI Status Register (RC)	Reset Value: 00h		
Audio Bu	s Master 0: Output to codec	; 32-bit; Left and Right Channels; Slots 3 and 4.			
7:2	Reserved.				
1	Bus Master Error. Indic	ates if hardware encountered a second EOP before software has c	leared the first.		
	0: No.				
	1: Yes.				
	If hardware encounters a until this register is read	second EOP (end of page) before software has cleared the first, it to clear the error.	causes the bus master to pause		
0	End of Page. Indicates i	f the bus master transferred data which is marked by EOP bit in the	e PRD table (bit 30).		
	0: No.				
	1: Yes.				
Offset 22	2h-23h	Not Used			
Offset 24	lh-27h	Audio Bus Master 0 PRD Table Address (R/W)	Reset Value: 00000000h		
Audio Bu	s Master 0: Output to codec	; 32-bit; Left and Right Channels; Slots 3 and 4.			
31:2	Pointer to the Physical	Region Descriptor Table. This bit field contains a PRD table poin	ter for Audio Bus Master 0.		
		er points to the first entry in a PRD table. Once Audio Bus Master 0 inter and updates this register (by adding 08h) so that it points to th	· · ·		
	When read, this register points to the next PRD.				
1:0 <b>Reserved.</b> Must be set to 0.					
		riptor (PRD) table consists of one or more entries - each describ red. Each entry consists of two DWORDs.	ing a memory region to or from		
	DWORD 0: DWORD 1:	<ul> <li>[31:0] = Memory Region Physical Base Address</li> <li>31 = End of Table Flag</li> <li>30 = End of Page Flag</li> <li>29 = Loop Flag (JMP)</li> <li>[28:16] = Reserved (0)</li> <li>[15:0] = Byte Count of the Region (Size)</li> </ul>			

Bit	Description			
Offset 28	h	Audio Bus Master 1 Command Register (R/W)	Reset Value: 00h	
Audio Bus	Master 1: Input from codec	; 32-Bit; Left and Right Channels; Slots 3 and 4.		
7:4	7:4 <b>Reserved.</b> Must be set to 0. Must return 0 on reads.			
3	Read or Write Control. S	Set the transfer direction of Audio Bus Master 1.		
	0: PCI reads are perform	ed.		
	1: PCI writes are perform	ned.		
	This bit must be set to 1 (	write) and should not be changed when the bus master is active.		
2:1	Reserved. Must be set to	0. Must return 0 on reads.		
0	Bus Master Control. Cor	trols the state of the Audio Bus Master 1.		
	0: Disable.			
	1: Enable.			
	paused or reached EOT.	is the bus master to begin data transfers. When writing this bit to Writing this bit to 0 while the bus master is operating results in ur naster state machine). The only recovery from this condition is a	predictable behavior (and may	
Offset 29	h	Audio Bus Master 1 SMI Status Register (RC)	Reset Value: 00h	
Audio Bus	Master 1: Input from codec	; 32-Bit; Left and Right Channels; Slots 3 and 4.		
7:2	Reserved.			
1	Bus Master Error. Indica	tes if hardware encountered a second EOP before software has	cleared the first.	
	0: No.			
	1: Yes.			
	If hardware encounters a substitution of the second s	second EOP (end of page) before software has cleared the first, i o clear the error.	t causes the bus master to pause	
0	End of Page. Indicates if	the bus master transferred data which is marked by EOP bit in th	ne PRD table (bit 30).	
	0: No.			
	1: Yes.			
Offset 2A	h-2Bh	Not Used		
Offset 2C	h-2Fh	Audio Bus Master 1 PRD Table Address (R/W)	Reset Value: 00000000h	
Audio Bus	Master 1: Input from codec	; 32-Bit; Left and Right Channels; Slots 3 and 4.		
31:2	Pointer to the Physical I	Region Descriptor Table. This bit field is a PRD table pointer for	Audio Bus Master 1.	
When written, this register points to the first entry in a P		r points to the first entry in a PRD table. Once Audio Bus Master ter and updates this register (by adding 08h) so that it points to t	1 is enabled (Command Register	
	When read, this register p	oints to the next PRD.		
1:0	Reserved. Must be set to 0.			
		otor (PRD) table consists of one or more entries - each descril d. Each entry consists of two DWORDs.	bing a memory region to or from	
	DWORD 0: DWORD 1:	[31:0]= Memory Region Physical Base Address31= End of Table Flag30= End of Page Flag29= Loop Flag (JMP)[28:16]= Reserved (0)[15:0]= Byte Count of the Region (Size)		

Bit	Description				
Offset 30	h	Audio Bus Master 2 Command Register (R/W)	Reset Value: 00h		
Audio Bus	Master 2: Output to codec	; 16-Bit; Slot 5.			
7:4	Reserved. Must be set to 0. Must return 0 on reads.				
3	Read or Write Control.	Sets the transfer direction of Audio Bus Master 2.			
	0: PCI reads are perform	ned.			
	1: PCI writes are perfor	med.			
	This bit must be set to 0	(read) and should not be changed when the bus master is active			
2:1	Reserved. Must be set to	0 0. Must return 0 on reads.			
0	Bus Master Control. Co	ntrols the state of the Audio Bus Master 2.			
	0: Disable.				
	1: Enable.				
	paused or reached EOT.	es the bus master to begin data transfers. When writing 0 to this Writing 0 to this bit while the bus master is operating results in u te machine). The only recovery from this condition is a PCI reset	npredictable behavior (and may		
Offset 31	h	Audio Bus Master 2 SMI Status Register (RC)	Reset Value: 00h		
Audio Bus	Master 2: Output to codec	; 16-Bit; Slot 5.			
7:2	Reserved.				
1	Bus Master Error. Indicates if hardware encountered a second EOP before software has cleared the first.				
	0: No.				
	1: Yes.				
	If hardware encounters a until this register is read	second EOP (end of page) before software has cleared the first, to clear the error.	it causes the bus master to pause		
0	-	f the Bus master transferred data which is marked by the EOP bi	t in the PRD table (bit 30).		
	0: No.				
	1: Yes.				
Offset 32	h-33h	Not Used	Reset Value: 00h		
Offset 34	h-37h	Audio Bus Master 2 PRD Table Address (R/W)	Reset Value: 00000000h		
	Master 2: Output to codec				
31:2	•		vinter for Audio Bus Master 2		
51.2	Pointer to the Physical Region Descriptor Table. This bit field contains a PRD table pointer for Audio Bus Master 2.				
	When written, this field points to the first entry in a PRD table. Once Audio Bus Master 2 is enabled (Command Register bit $0 = 1$ ), it loads the pointer and updates this register (by adding 08h) so that it points to the next PRD.				
	When read, this register points to the next PRD.				
1:0	Reserved. Must be set to 0.				
	The Physical Region Desci	iptor (PRD) table consists of one or more entries - each descr ed. Each entry consists of two DWORDs.	ibing a memory region to or from		
	DWORD 0: DWORD 1:	<ul> <li>[31:0] = Memory Region Physical Base Address</li> <li>31 = End of Table Flag</li> <li>30 = End of Page Flag</li> <li>29 = Loop Flag (JMP)</li> <li>[28:16] = Reserved (0)</li> <li>[15:0] = Byte Count of the Region (Size)</li> </ul>			

Bit	Description				
Offset 38	h	Audio Bus Master 3 Command Register (R/W)	Reset Value: 00h		
Audio Bus	Master 3: Input from codec	; 16-Bit; Slot 5.			
7:4	Reserved. Must be set to	0. Must return 0 on reads.			
3	Read or Write Control. S	ets the transfer direction of Audio Bus Master 3.			
	0: PCI reads are perform	ed.			
	1: PCI writes are perform	ned.			
	This bit must be set to 1 (	write) and should not be changed when the bus master is active.			
2:1	Reserved. Must be set to	0. Must return 0 on reads.			
0	Bus Master Control. Cor	trols the state of the Audio Bus Master 3.			
	0: Disable.				
	1: Enable.				
	paused or have reached I	s the bus master to begin data transfers. When writing 0 to this b EOT. Writing 0 to this bit while the bus master is operating results state machine). The only recovery from this condition is a PCI re	in unpredictable behavior (and		
Offset 39	n	Audio Bus Master 3 SMI Status Register (RC)	Reset Value: 00h		
Audio Bus	Master 3: Input from codec	; 16-Bit; Slot 5.			
7:2	Reserved.				
1	Bus Master Error. Indica	tes if hardware encountered a second EOP before software clear	ed the first.		
	0: No.				
	1: Yes.				
	If hardware encounters a second EOP (end of page) before software cleared the first, it causes the bus master to pause until this register is read to clear the error.				
0	End of Page. Indicates if	the bus master transferred data which is marked by the EOP bit i	n the PRD table (bit 30).		
	0: No.				
	1: Yes.				
Offset 3A	h-3Bh	Not Used			
Offset 3C	h-3Fh	Audio Bus Master 3 PRD Table Address (R/W)	Reset Value: 00000000h		
	Master 3: Input from codec				
31:2			ointer for Audio Bus Master 3		
01.2	Pointer to the Physical Region Descriptor Table. This bit field contains is a PRD table pointer for Audio Bus M When written, this field points to the first entry in a PRD table. Once Audio Bus Master 3 is enabled (Command F 0 = 1), it loads the pointer and updates this register (by adding 08h) so that it points to the next PRD.		enabled (Command Register bit		
			lioxi i rib.		
1:0	When read, this register points to the next PRD.         Reserved. Must be set to 0.				
Note: 7	he Physical Region Descri	o. ptor (PRD) table consists of one or more entries - each describ d. Each entry consists of two DWORDs.	ing a memory region to or from		
	DWORD 0: DWORD 1:	<ul> <li>[31:0] = Memory Region Physical Base Address</li> <li>31 = End of Table Flag</li> <li>30 = End of Page Flag</li> <li>29 = Loop Flag (JMP)</li> <li>[28:16] = Reserved (0)</li> <li>[15:0] = Byte Count of the Region (Size)</li> </ul>			

Bit	Description			
Offset 40	Audio Bus Master 4 Command Register (R/W)	Reset Value: 00h		
Audio Bus	Master 4: Output to codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[19] selects slot).			
7:4	7:4 <b>Reserved.</b> Must be set to 0. Must return 0 on reads.			
3	Read or Write Control. Set the transfer direction of Audio Bus Master 4.			
	0: PCI reads are performed.			
	1: PCI writes are performed.			
	This bit must be set to 0 (read) and should not be changed when the bus master is active.			
2:1	Reserved. Must be set to 0. Must return 0 on reads.			
0	Bus Master Control. Controls the state of the Audio Bus Master 4.			
	0: Disable.			
	1: Enable.			
	Setting this bit to 1 enables the bus master to begin data transfers. When writing 0 to this bit, the b paused or have reached EOT. Writing 0 to this bit while the bus master is operating, results in unp may crash the bus master state machine). The only recovery from this condition is a PCI reset.			
Offset 41	Audio Bus Master 4 SMI Status Register (RC)	Reset Value: 00h		
Audio Bus	Master 4: Output to codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[19] selects slot).			
7:2	Reserved.			
1	Bus Master Error. Indicates if hardware encountered a second EOP before software cleared the	first.		
	0: No.			
	1: Yes.			
	If hardware encounters a second EOP (end of page) before software cleared the first, it causes th until this register is read to clear the error.	e bus master to pause		
0	End of Page. Bus master transferred data which is marked by the EOP bit in the PRD table (bit 30	0).		
	0: No.			
	1: Yes.			
Offset 42	Not Used			
Offset 44	n-47h Audio Bus Master 4 PRD Table Address (R/W) Re	eset Value: 00000000h		
Audio Bus	Master 4: Output to codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[19] selects slot).			
31:2	Pointer to the Physical Region Descriptor Table. This register is a PRD table pointer for Audio	Bus Master 4.		
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 4 is enabled (Con bit $0 = 1$ ), it loads the pointer and updates this register (by adding 08h) so that it points to the next PRD. When read, this register points to the next PRD.			
1:0	Reserved. Must be set to 0.			
	he Physical Region Descriptor (PRD) table consists of one or more entries - each describing a r hich data is to be transferred. Each entry consists of two DWORDs.	nemory region to or from		
	DWORD 0:[31:0]= Memory Region Physical Base AddressDWORD 1:31= End of Table Flag30= End of Page Flag29= Loop Flag (JMP)[28:16]= Reserved (0)[15:0]= Byte Count of the Region (Size)			

Bit	Description	
Offset 48	h Audio Bus Master 5 Command Register (R/W) Reset Value: 00h	
Audio Bus	Master 5: Input from codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[20] selects slot).	
7:4	Reserved. Must be set to 0. Must return 0 on reads.	
3	Read or Write Control. Set the transfer direction of Audio Bus Master 5.	
	0: PCI reads are performed.	
	1: PCI writes are performed.	
	This bit must be set to 1 (write) and should not be changed when the bus master is active.	
2:1	Reserved. Must be set to 0. Must return 0 on reads.	
0	Bus Master Control. Controls the state of the Audio Bus Master 5.	
	0: Disable.	
	1: Enable.	
	Setting this bit to 1 enables the bus master to begin data transfers. When writing 0 to this bit, the bus master must be either paused or have reached EOT. Writing 0 to this bit while the bus master is operating, results in unpredictable behavior (and may crash the bus master state machine). The only recovery from this condition is a PCI reset.	
Offset 49	h Audio Bus Master 5 SMI Status Register (RC) Reset Value: 00h	
Audio Bus	Master 5: Input from codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[20] selects slot).	
7:2	Reserved.	
1	Bus Master Error. Indicates if hardware encountered a second EOP before software cleared the first.	
	0: No.	
	1: Yes.	
	If hardware encounters a second EOP (end of page) before software cleared the first, it causes the bus master to pause until this register is read to clear the error.	
0	End of Page. Indicates if the Bus master transferred data which is marked by the EOP bit in the PRD table (bit 30).	
	0: No.	
	1: Yes.	
Offset 4A	h-4Bh Not Used	
Offset 4C	h-4Fh Audio Bus Master 5 PRD Table Address (R/W) Reset Value: 00000000h	
Audio Bus	Master 5: Input from codec; 16-Bit; Slot 6 or 11 (F3BAR0+Memory Offset 08h[20] selects slot).	
31:2	Pointer to the Physical Region Descriptor Table. This bit field contains a PRD table pointer for Audio Bus Master 5.	
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 5 is enabled (Command Register bit $0 = 1$ ), it loads the pointer and updates this register (by adding 08h) so that it points to the next PRD.	
	When read, this register points to the next PRD.	
1:0	Reserved. Must be set to 0.	
	The Physical Region Descriptor (PRD) table consists of one or more entries - each describing a memory region to or from which data is to be transferred. Each entry consists of two DWORDs.	
	DWORD 0:[31:0]= Memory Region Physical Base AddressDWORD 1:31= End of Table Flag30= End of Page Flag29= Loop Flag (JMP)[28:16]= Reserved (0)[15:0]= Byte Count of the Region (Size)	

#### 6.4.5 X-Bus Expansion Interface - Function 5

The register space designated as Function 5 (F5) is used to configure the PCI portion of support hardware for accessing the X-Bus Expansion support registers. The bit formats for the PCI Header Registers are given in Table 6-39.

Located in the PCI Header Registers of F5 are six Base Address Registers (F5BARx) used for pointing to the register spaces designated for X-Bus Expansion support, described later in this section.

### Table 6-39. F5: PCI Header Registers for X-Bus Expansion

Bit	Description	
Index 00h-	01h Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h-	03h Device Identification Register (RO)	Reset Value: 0505h
Index 04h-	05h PCI Command Register (R/W)	Reset Value: 0000h
15:2	Reserved. (Read Only)	
1	Memory Space. Allow the Core Logic module to respond to memory cycles from the PCI b	ous.
	0: Disable.	
	1: Enable.	
	If F5BAR0, F5BAR1, F5BAR2, F5BAR3, F5BAR4, and F5BAR5 (F5 Index 10h, 14h, 18h, 10 allowing access to memory mapped registers, this bit must be set to 1. BAR configuration is sponding mask register (see F5 Index 40h, 44h, 48h, 4Ch, 50h, and 54h)	,
0	I/O Space. Allow the Core Logic module to respond to I/O cycle from the PCI bus.	
	0: Disable.	
	1: Enable.	
	If F5BAR0, F5BAR1, F5BAR2, F5BAR3, F5BAR4, and F5BAR5 (F5 Index 10h, 14h, 18h, 10 allowing access to I/O mapped registers, this bit must be set to 1. BAR configuration is programming mask register (see F5 Index 40h, 44h, 48h, 4Ch, 50h, and 54h)	
Index 06h-	07h PCI Status Register (RO)	Reset Value: 0280h
Index 08h	Device Revision ID Register (RO)	Reset Value: 00h
Index 09h-	0Bh PCI Class Code Register (RO)	Reset Value: 068000h
Index 0Ch	PCI Cache Line Size Register (RO)	Reset Value: 00h
Index 0Dh	PCI Latency Timer Register (RO)	Reset Value: 00h
Index 0Eh	PCI Header Type (RO)	Reset Value: 00h
Index 0Fh	PCI BIST Register (RO)	Reset Value: 00h
Index 10h-	13h Base Address Register 0 - F5BAR0 (R/W)	Reset Value: 00000000h
be set to 0	ansion Address Space. This register allows PCI access to I/O mapped X-Bus Expansion s 00001, indicating a 64-byte aligned I/O address space. Refer to Table 6-40 on page 281 for t r bit formats and reset values.	
Note: Th	ne size and type of accessed offsets can be reprogrammed through F5BAR0 Mask Register	(F5 Index 40h).
31:6	X-Bus Expansion Base Address.	
5:0	Address Range. This bit field must be set to 000001 for this register to operate correctly.	
Index 14h-	5	Reset Value: 00000000h
	Reserved for possible future use by the Core Logic module.	
Configurat	ion of this register is programmed through the F5BAR1 Mask Register (F5 Index 44h)	
Index 18h-	<b>5 (</b> <i>)</i>	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	

	Table 6-39. F5: PCI Header Registers for X-Bus Expansion	on (Continued)
Bit	Description	
Index 1Ch	-1Fh Base Address Register 3 - F5BAR3 (R/W)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Configurati	on of this register is programmed through the F5BAR3 Mask Register (F5 Index 4Ch)	).
Index 20h	-23h Base Address Register 4 - F5BAR4 (R/W)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Configurati	on of this register is programmed through the F5BAR4 Mask Register (F5 Index 50h)	
Index 24h	27h Base Address Register 5 - F5BAR5 (R/W)	Reset Value: 00000000h
Reserved.	Reserved for possible future use by the Core Logic module.	
Configurati	on of this register is programmed through the F5BAR5 Mask Register (F5 Index 54h)	
Index 28h	2Bh Reserved	Reset Value: 00h
Index 2Ch	-2Dh Subsystem Vendor ID (RO)	Reset Value: 100Bh
Index 2Eh	-2Fh Subsystem ID (RO)	Reset Value: 0505h
Index 30h	3Fh Reserved	Reset Value: 00h
Index 40h	43h F5BAR0 Mask Address Register (R/W)	Reset Value: FFFFFFC1h
	BAR0, the mask register should be programmed first. The mask register defines the s offset registers are memory or I/O mapped.	ize of F5BAR0 and whether the
	/henever a value is written to this mask register, F5BAR0 must also be written ( nanged).	even if the value for F5BAR0 has not
Memory B	ase Address Register (Bit 0 = 0)	
31:4	Address Mask. Determines the size of the BAR.	
	<ul> <li>Every bit that is a 1 is programmable in the BAR.</li> <li>Every bit that is a 0 is fixed 0 in the BAR.</li> </ul>	
	Since the address mask goes down to bit 4, the smallest memory region is 16 bytes gests not using less than a 4 KB address range.	, however, the PCI specification sug-
3	<b>Prefetchable.</b> Indicates whether or not the data in memory is prefetchable. This bit s are true:	should be set to 1 only if all the following
	<ul> <li>There are no side-effects from reads (i.e., the data at the location is not changed as a result of the read).</li> <li>The device returns all bytes regardless of the byte enables.</li> <li>Host bridges can merge processor writes into this range without causing errors.</li> <li>The memory is not cached from the host processor.</li> </ul>	
	0: Data is not prefetchable. This value is recommended if one or more of the above	e listed conditions is not true.
	1: Data is prefetchable.	
2:1	Туре.	
	00: Located anywhere in the 32-bit address space	
	01: Located below 1 MB	
	10: Located anywhere in the 64-bit address space	
	11: Reserved	
0	This bit must be set to 0, to indicate memory base address register.	
	Address Register (Bit 0 = 1)	
31:2	Address Mask. Determines the size of the BAR.	
	<ul> <li>Every bit that is a 1 is programmable in the BAR.</li> <li>Every bit that is a 0 is fixed 0 in the BAR.</li> </ul>	
	Since the address mask goes down to bit 2, the smallest I/O region is 4 bytes, howe using less than a 4 KB address range.	ever, the PCI Specification suggests not
1	Reserved. Must be set to 0.	
0	This bit must be set to 1, to indicate an I/O base address register.	

#### Table 6-20 EF, DCI Header Degisters for V P - Expansion (Continued)

## Table 6-39. F5: PCI Header Registers for X-Bus Expansion (Continued)

Bit	Description	
Index 44	h-47h F5BAR1 Mask Address Register (R/W)	Reset Value: 00000000h
	5BAR1, the mask register should be programmed first. The mask register defines the size of F5BA I offset registers are memory or I/O mapped. See F5 Index 40h (F5BAR0 Mask Address Register)	
	Whenever a value is written to this mask register, F5BAR1 must also be written (even if the changed).	value for F5BAR1 has not
Index 48	h-4Bh F5BAR2 Mask Address Register (R/W)	Reset Value: 00000000h
	5BAR2, the mask register should be programmed first. The mask register defines the size of F5BA I offset registers are memory or I/O mapped. See F5 Index 40h (F5BAR0 Mask Address Register)	
	Whenever a value is written to this mask register, F5BAR2 must also be written (even if the changed).	value for F5BAR2 has not
Index 4C	h-4Fh F5BAR3 Mask Address Register (R/W)	Reset Value: 00000000h
	5BAR3, the mask register should be programmed first. The mask register defines the size of F5BA I offset registers are memory or I/O mapped. See F5 Index 40h (F5BAR0 Mask Address Register)	
	Whenever a value is written to this mask register, F5BAR3 must also be written (even if the changed).	value for F5BAR3 has not
Index 50	h-53h F5BAR4 Mask Address Register (R/W)	Reset Value: 00000000h
	5BAR4, the mask register should be programmed first. The mask register defines the size of F5BA I offset registers are memory or I/O mapped. See F5 Index 40h (F5BAR0 Mask Address Register)	
	Whenever a value is written to this mask register, F5BAR4 must also be written (even if the changed).	value for F5BAR4 has not
Index 54	h-57h F5BAR5 Mask Address Register (R/W)	Reset Value: 00000000h
	5BAR5, the mask register should be programmed first. The mask register defines the size of F5BA I offset registers are memory or I/O mapped. See F5 Index 40h (F5BAR0 Mask Address Register)	
	Whenever a value is written to this mask register, F5BAR5 must also be written (even if the changed).	value for F5BAR5 has not
Index 58	h F5BARx Initialized Register (R/W)	Reset Value: 00h
7:6	Reserved. Must be set to 0.	
5	F5BAR5 Initialized. This bit indicates if F5BAR5 (F5 Index 24h) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR5 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR5 is written (which causes this bit to be set to 1).	decoding of F5BAR5 is dis-
4	F5BAR4 Initialized. This bit indicates if F5BAR4 (F5 Index 28h) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR4 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR4 is written (which causes this bit to be set to 1).	decoding of F5BAR4 is dis-
3	F5BAR3 Initialized. This bit indicates if F5BAR3 (F5 Index 1Ch) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR3 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR3 is written (which causes this bit to be set to 1).	decoding of F5BAR3 is dis-
2	F5BAR2 Initialized. This bit indicates if F5BAR2 (F5 Index 18h) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR2 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR2 is written (which causes this bit to be set to 1).	decoding of F5BAR2 is dis-
1	<b>F5BAR1 Initialized.</b> This bit indicates if F5BAR1 (F5 Index 14h) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR1 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR1 is written (which causes this bit to be set to 1).	decoding of F5BAR1 is dis-
0	<b>F5BAR0 Initialized.</b> This bit indicates if F5BAR0 (F5 Index 10h) has been initialized.	
	At reset this bit is cleared (0). Writing F5BAR0 sets this bit to 1. If this bit programmed to 0, the abled until either this bit is set to 1 or F5BAR0 is written (which causes this bit to be set to 1).	decoding of F5BAR0 is dis-
Index 59	h-5Fh Reserved	Reset Value: xxh
Index 60	h-63h Scratchpad: Usually used for Device Number (R/W)	Reset Value: 00000000h
BIOS wri	tes a value, of the Device number. Expected value: 00001200h or 00001201h.	

32579B

## Table 6-39. F5: PCI Header Registers for X-Bus Expansion (Continued)

Bit	Description	
Index 64h-	7h Scratchpad: Usually used for Configuration Block Address (R/W)	Reset Value: 00000000h
BIOS write	a value, of the Configuration Block Address.	
Index 68h-	Fh Reserved	

Г

F5 Index 10h, Base Address Register 0 (F5BAR0) set the base address that allows PCI access to additional I/O Con-

trol support registers. Table 6-40 shows the support registers accessed through F5BAR0.

### Table 6-40. F5BAR0+I/O Offset: X-Bus Expansion Registers

Bit	Description		
Offset 00h	1-03h	I/O Control Register 1 (R/W)	Reset Value: 010C0007h
31:28	Reserved.		
27	IO_ENABLE_SIO_IR (Enable	Integrated SIO Infrared).	
	0: Disable.		
	1: Enable.		
26:25	IO_SIOCFG_IN (Integrated S limit/control the base address.	IO Input Configuration). These two bits can be used	to disable the integrated SIO totally or
	00: Integrated SIO disable.		
	01: Integrated SIO configuration	on access disable.	
	10: Integrated SIO base addr	ess 02Eh/02Fh enable.	
	11: Integrated SIO base addr	ess 015Ch/015Dh enable.	
24	IO_ENABLE_SIO_DRIVING_ internal ISA bus.	ISA_BUS (Enable Integrated SIO ISA Bus Control).	Allow the integrated SIO to drive the
	0: Disable.		
	1: Enable. (Default)		
23:21	Reserved. Set to 0.		
20	IO_USB_SMI_PWM_EN (USB 00h/02h[14].	B Internal SMI). Route USB-generated SMI to SMI Sta	atus Register in F1BAR0+I/O Offset
	0: Disable.		
	1: Enable.		
19	IO_USB_SMI_EN (USB SMI (	Configuration). Allow USB-generated SMIs.	
	0: Disable		
	1: Enable.		
	If bits 19 and 20 are enabled, t O Offset 00h/02h[14].	he SMI generated by the USB is reported via the Top	Level SMI status register at F1BAR0+I
	If only bit 19 is enabled, the U	SB can generate an SMI but there is no status reportir	ng.
18	IO_USB_PCI_EN (USB). Ena	bles USB ports.	
	0: Disable.		
	1: Enable.		
17:0	Reserved.		
Offset 04h	ו-07h	I/O Control Register 2 (R/W)	Reset Value: 0000002h
31:2	Reserved. Write as read.		
1	Video Processor Access En	able. Allows access to video processor using F4BAR0	).
	0: Disable.		
	1: Enable. (Default)		
	Note: This bit is readable a	fter the register (F5BAR0+Offset 04h) has been writter	n once.
0	IO_STRAP_IDSEL_SELECT	•	
		Register Space (F0-F5), AD29 for USB Register Space	e (PCIUSB).
		Register Space (F0-F5), AD27 for USB Register Space	

### Table 6-40. F5BAR0+I/O Offset: X-Bus Expansion Registers (Continued)

Bit	Description	
Offset 08h-0Bh I/O Control Register 3 (R/W) Reset Value: 000090		
31:16	Reserved. Write as read.	
15:13	IO_USB_XCVR_VADJ (USB Voltage Adjustment Connection). These bits connect to the voltage adjustment interface on the three USB transceivers. Default = 100.	
12:8	<b>IO_USB_XCVT_CADJ (USB Current Adjustment).</b> These bits connect to the current adjustment interface on the three USB transceivers. Default = 10000.	
7	IO_TEST_PORT_EN (Debug Test Port Enable).	
	0: Disable	
	1: Enable	
6:0	IO_TEST_PORT_REG (Debug Port Pointer). These bits are used to point to the 16-bit slice of the test port bus.	

### 6.4.6 USB Controller Registers - PCIUSB

The registers designated as PCIUSB are 32-bit registers decoded from the PCI address bits [7:2] and C/BE[3:0]#, when IDSEL is high, AD[10:8] select the appropriate function, and AD[1:0] are 00.

The PCI Configuration registers are listed in Table 6-41. They can be accessed as any number of bytes within a single 32-bit aligned unit. They are selected by the PCI-standard Index and Byte-Enable method.

In the PCI Configuration space, there is one Base Address Register (BAR), at Index 10h, which is used to map the

Г

USB Host Controller's operational register set into a 4K memory space. Once the BAR register has been initialized, and the PCI Command register at Index 04h has been set to enable the Memory space decoder, these "USB Controller" registers are accessible.

The memory-mapped USB Controller registers are listed in Table 6-42. They follow the Open Host Controller Interface (OHCI) specification. Registers marked as "Reserved", and reserved bits within a register, should not be changed by software.

Bit	Description	
Index 00h	n-01h Vendor Identification Register (RO)	Reset Value: 0E11h
Index 02h	n-03h Device Identification Register (RO)	Reset Value: A0F8h
Index 04h	n-05h Command Register (R/W)	Reset Value: 00h
15:10	Reserved. Must be set to 0.	
9	<b>Fast Back-to-Back Enable. (Read Only)</b> USB only acts as a master to a single device, so this functionality is not needed. It is always disabled (i.e., this bit must always be set to 0).	
8	SERR#. When this bit is enabled, USB asserts SERR# when it detects an address parity	error.
	0: Disable.	
	1: Enable.	
7	Wait Cycle Control. USB does not need to insert a wait state between the address and o disabled (i.e., this bit is set to 0).	data on the AD lines. It is always
6	Parity Error. USB asserts PERR# when it is the agent receiving data and it detects a dat	a parity error.
	0: Disable.	
	1: Enable.	
5	VGA Palette Snoop Enable. (Read Only) USB does not support this function. It is always	s disabled (i.e., this bit is set to 0).
4	Memory Write and Invalidate. Allow USB to run Memory Write and Invalidate commands.	
	0: Disable.	
	1: Enable.	
	The Memory Write and Invalidate Command only occurs if the cache-line size is set to 32 exactly one cache line.	bytes and the memory write is
	This bit must be set to 0.	
3	Special Cycles. USB does not run special cycles on PCI. It is always disabled (i.e., this b	pit is set to 0).
2	PCI Master Enable. Allow the USB to run PCI master cycles.	
	0: Disable.	
	1: Enable.	
1	Memory Space. Allow the USB to respond as a target to memory cycles from the PCI but	IS.
	0: Disable.	
	1: Enable.	
0	I/O Space. Allow the USB to respond as a target to I/O cycles from the PCI bus.	
	0 Disable.	
	1: Enable.	

### Table 6-41. PCIUSB: USB PCI Configuration Registers

### Table 6-41. PCIUSB: USB PCI Configuration Registers (Continued)

Bit	Description	
Index 06h	n-07h Status Register (R/W)	Reset Value: 0280h
	specification defines this register to record status information for PCI related events. This is n only reset bits. A bit is reset whenever the register is written and the data in the correspon	
15 <b>Detected Parity Error</b> . This bit is set to 1 whenever the USB detects a parity error, even if the Parity Error (Respondence) Detection Enable Bit (Command Register, bit 6) is disabled.		if the Parity Error (Response)
	Write 1 to clear.	
14	SERR# Status. This bit is set whenever the USB detects a PCI address error.	
	Write 1 to clear.	
13	<b>Received Master Abort Status.</b> This bit is set when the USB, acting as a PCI master, a Write 1 to clear.	borts a PCI bus memory cycle.
12	Received Target Abort Status. This bit is set when a USB generated PCI cycle (USB is PCI target. Write 1 to clear.	the PCI master) is aborted by a
11	Signaled Target Abort Status. This bit is set whenever the USB signals a target abort.	
••	Write 1 to clear.	
10:9	<b>DEVSEL# Timing. (Read Only)</b> These bits indicate the DEVSEL# timing when performi DEVSEL# is asserted to meet the medium timing, these bits are encoded as 01b.	ng a positive decode. Since
8	Data Parity Reported. (Read Only) This bit is set to 1 if the Parity Error Response bit (C and the USB detects PERR# asserted while acting as PCI master (whether or not PERF	
7	Fast Back-to-Back Capable. The USB supports fast back-to-back transactions when the agent.	e transactions are not to the same
	This bit is always 1.	
6:0	Reserved. Must be set to 0.	
Index 08h	Device Revision ID Register (RO)	Reset Value: 08h
	n-0Bh PCI Class Code Register (RO) ter identifies the generic function of the USB the specific register level programming interface roller). The Sub Class is 03h (Universal Serial Bus). The Programming Interface is 10h (Op	
Index 0C	h Cache Line Size Register (R/W)	Reset Value: 00h
	ter identifies the system cache-line size in units of 32-bit WORDs. The USB only stores the -line size of 32 bytes is the only value applicable to the design. Any value other than 08h w	
Index 0D	h Latency Timer Register (R/W)	Reset Value: 00h
	ter identifies the value of the latency timer in PCI clocks for PCI bus master cycles. Bits [2:0	)] of this register are always set to
Index 0El	h Header Type Register (RO)	Reset Value: 00h
	ter identifies the type of the predefined header in the configuration space. Since the USB is I bridge, this byte should be read as 00h.	a single function device and not a
Index 0F	n BIST Register (RO)	Reset Value: 00h
This regis only.	ter identifies the control and status of Built-In Self-Test (BIST). The USB does not implement	nt BIST, so this register is read
Index 10h	n-13h Base Address Register- USB_BAR0 (R/W)	Reset Value: 00000000h
31:12	Base Address. POST writes the value of the memory base address to this register.	
44.4		
11:4	Always 0. Indicates that a 4 KB address range is requested.	
11:4 3	Always 0. Indicates that a 4 KB address range is requested.         Always 0. Indicates that there is no support for prefetchable memory.	
		n 32-bit memory space.

### Table 6-41. PCIUSB: USB PCI Configuration Registers (Continued)

Bit	Description	
Index 14h	2Bh Reserved	Reset Value: 00h
Index 2Ch	-2Dh Subsystem Vendor ID (RO)	Reset Value: 0E11h
Index 2Eh	-2Fh Subsystem ID (RO)	Reset Value: A0F8h
Index 30h	3Bh Reserved	Reset Value: 00h
Ŭ	Interrupt Line Register (R/W) er identifies the system interrupt controllers to which the device's interrupt pin is connected. The Irivers and has no direct meaning to USB.	Reset Value: 00h ne value of this register is used
Ŭ	Interrupt Pin Register (R/W) er selects which interrupt pin the device uses. USB uses INTA# after reset. INTB#, INTC# or I 4, respectively.	Reset Value: 01h NTD# can be selected by writ-
Ŭ	Min. Grant Register (RO) er specifies how long a burst is needed by the USB, assuming a clock rate of 33 MHz. The va me in units of 1/4 microsecond.	Reset Value: 00h lue in this register specifies a
Index 3Fh This regist	Max. Latency Register (RO) er specifies how often (in units of 1/4 microsecond) the USB needs access to the PCI bus ass	Reset Value: 50h suming a clock rate of 33 MHz.
Index 40h		Reset Value: 000F0000h
Index 44h	ASIC Operational Mode Enable Register (R/W)	Reset Value: 00h
7:1	Write Only. Read as 0s.	
0	Data Buffer Region 16.	
	0: The size of the region for the data buffer is 32 bytes.	
	1: The size of the region for the data buffer is 16 bytes.	
Index 45h	FFh Reserved	Reset Value: 00h

## Table 6-42. USB\_BAR+Memory Offset: USB Controller Registers

Bit	Description	
Offset 00	Offset 00h-03h HcRevision Register (RO) Reset Value = 00000110	
31:8	Reserved. Read/Write 0s.	
7:0	<b>Revision (Read Only).</b> Indicates the Open HCI Specification revision number implemented by the Hardware. USB supports 1.0 specification. (X.Y = XYh).	
Offset 04	et 04h-07h HcControl Register (R/W) Reset Value = 0000000h	
31:11	Reserved. Read/Write 0s.	
10	<b>RemoteWakeupConnectedEnable.</b> If a remote wakeup signal is supported, this bit enables that operation. Since there is no remote wakeup signal supported, this bit is ignored.	
9	RemoteWakeupConnected (Read Only). This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to 0.	
8	InterruptRouting. This bit is used for interrupt routing:	
	0: Interrupts routed to normal interrupt mechanism (INT).	
	1: Interrupts routed to SMI.	

Bit	Description	
7:6	<ul> <li>HostControllerFunctionalState. This field sets the HC state. The HC may force a state change from UsbSuspend to UsbResume after detecting resume signaling from a downstream port. States are:</li> <li>00: UsbReset</li> </ul>	
	01: UsbResume	
	10: UsbOperational 11: UsbSuspend	
F	BulkListEnable. When set, this bit enables processing of the Bulk list.	
5		
	<b>ControlListEnable.</b> When set, this bit enables processing of the Control list.	
3	IsochronousEnable. When clear, this bit disables the Isochronous List when the Periodic may be serviced). While processing the Periodic List, the HC will check this bit when it fin	· ·
2	<b>PeriodicListEnable.</b> When set, this bit enables processing of the Periodic (interrupt and i this bit prior to attempting any periodic transfers in a frame.	isochronous) list. The HC checks
1:0	<b>ControlBulkServiceRatio.</b> Specifies the number of Control Endpoints serviced for every where N is the number of Control Endpoints (i.e., 00: 1 Control Endpoint; 11: 3 Control Endpoint)	
Offset 08	h-0Bh HcCommandStatus Register (R/W)	Reset Value = 00000000h
31:18	Reserved. Read/Write 0s.	
17:16	ScheduleOverrunCount. This field increments every time the SchedulingOverrun bit in F count wraps from 11 to 00.	HcInterruptStatus is set. The
15:4	Reserved. Read/Write 0s.	
3	<b>OwnershipChangeRequest.</b> When set by software, this bit sets the OwnershipChange field in HcInterruptStatus. The bit is cleared by software.	
2	<b>BulkListFilled.</b> Set to indicate there is an active ED on the Bulk List. The bit may be set I cleared by the HC each time it begins processing the head of the Bulk List.	by either software or the HC and
1	<b>ControlListFilled.</b> Set to indicate there is an active ED on the Control List. It may be set cleared by the HC each time it begins processing the head of the Control List.	by either software or the HC and
0	HostControllerReset. This bit is set to initiate a software reset. This bit is cleared by the operation.	HC upon completion of the reset
Offset 0C	h-0Fh HcInterruptStatus Register (R/W)	Reset Value = 00000000h
31	Reserved. Read/Write 0s.	
30	OwnershipChange. This bit is set when the OwnershipChangeRequest bit of HcComma	andStatus is set.
29:7	Reserved. Read/Write 0s.	
6	RootHubStatusChange. This bit is set when the content of HcRhStatus or the content of any HcRhPortStatus register has changed.	
5	FrameNumberOverflow. Set when bit 15 of FrameNumber changes value.	
4	UnrecoverableError (Read Only). This event is not implemented and is hard-coded to 0	. Writes are ignored.
3	ResumeDetected. Set when HC detects resume signaling on a downstream port.	
2	StartOfFrame. Set when the Frame Management block signals a Start of Frame event.	
1	WritebackDoneHead. Set after the HC has written HcDoneHead to HccaDoneHead.	
0	SchedulingOverrun. Set when the List Processor determines a Schedule Overrun has c	occurred.

### Table 6-42. USB\_BAR+Memory Offset: USB Controller Registers (Continued)

#### Bit Description Offset 10h-13h Reset Value = 00000000h HcInterruptEnable Register (R/W) MasterInterruptEnable. This bit is a global interrupt enable. A write of 1 allows interrupts to be enabled via the specific 31 enable bits listed above. 30 OwnershipChangeEnable. 0: Ignore. 1: Enable interrupt generation due to Ownership Change. 29:7 Reserved. Read/Write 0s. 6 RootHubStatusChangeEnable. 0: Ignore. 1: Enable interrupt generation due to Root Hub Status Change. 5 FrameNumberOverflowEnable. 0: Ignore. 1: Enable interrupt generation due to Frame Number Overflow. 4 UnrecoverableErrorEnable. This event is not implemented. All writes to this bit are ignored. 3 ResumeDetectedEnable. 0: Ignore. 1: Enable interrupt generation due to Resume Detected. 2 StartOfFrameEnable. 0: lanore. 1: Enable interrupt generation due to Start of Frame. WritebackDoneHeadEnable. 1 0: Ignore. 1: Enable interrupt generation due to Writeback Done Head. 0 SchedulingOverrunEnable. 0: Ignore. 1: Enable interrupt generation due to Scheduling Overrun. Note: Writing a 1 to a bit in this register sets the corresponding bit, while writing a 0 leaves the bit unchanged. Offset 14h-17h HcInterruptDisable Register (R/W) Reset Value = 00000000h 31 MasterInterruptEnable. Global interrupt disable. A write of 1 disables all interrupts. 30 OwnershipChangeEnable. 0: Ignore. 1: Disable interrupt generation due to Ownership Change. 29:7 Reserved. Read/Write 0s. 6 RootHubStatusChangeEnable. 0: Ignore. 1: Disable interrupt generation due to Root Hub Status Change. FrameNumberOverflowEnable. 5 0: Ignore. 1: Disable interrupt generation due to Frame Number Overflow. UnrecoverableErrorEnable. This event is not implemented. All writes to this bit will be ignored. 4 3 ResumeDetectedEnable. 0: Ignore. 1: Disable interrupt generation due to Resume Detected.

#### Table 6-42. USB\_BAR+Memory Offset: USB Controller Registers (Continued)

Bit	Description	
2	StartOfFrameEnable.	
	0: Ignore.	
	1: Disable interrupt generation due to Start of Frame.	
1	WritebackDoneHeadEnable.	
	0: Ignore.	
	1: Disable interrupt generation due to Writeback Done Head.	
0	SchedulingOverrunEnable.	
	0: Ignore.	
	1: Disable interrupt generation due to Scheduling Overrun.	
Note: \	Vriting a 1 to a bit in this register clears the corresponding bit, while writing a 0 to a bi	it leaves the bit unchanged.
Offset 18	h-1Bh HcHCCA Register (R/W)	Reset Value = 00000000
31:8	HCCA. Pointer to HCCA base address.	
7:0	Reserved. Read/Write 0s.	
Offset 10	h-1Fh HcPeriodCurrentED Register (R/W)	Reset Value = 00000000
31:4	PeriodCurrentED. Pointer to the current Periodic List ED.	
3:0	Reserved. Read/Write 0s.	
Offset 20	h-23h HcControlHeadED Register (R/W)	Reset Value = 00000000
31:4	ControlHeadED. Pointer to the Control List Head ED.	
3:0	Reserved. Read/Write 0s.	
Offset 24	n-27h HcControlCurrentED Register (R/W)	Reset Value = 00000000
31:4	ControlCurrentED. Pointer to the current Control List ED.	
3:0	Reserved. Read/Write 0s.	
Offset 28	n-2Bh HcBulkHeadED Register (R/W)	Reset Value = 00000000
31:4	BulkHeadED. Pointer to the Bulk List Head ED.	
3:0	Reserved. Read/Write 0s.	
Offset 20	h-2Fh HcBulkCurrentED Register (R/W)	Reset Value = 00000000
31:4	BulkCurrentED. Pointer to the current Bulk List ED.	
3:0	Reserved. Read/Write 0s.	
Offset 30	n-33h HcDoneHead Register (R/W)	Reset Value = 00000000
31:4	DoneHead. Pointer to the current Done List Head ED.	
3:0	Reserved. Read/Write 0s.	
Offset 34	n-37h HcFmInterval Register (R/W)	Reset Value = 00002EDF
31	FrameIntervalToggle (Read Only). This bit is toggled by HCD when it loads a new	v value into FrameInterval.
30:16	FSLargestDataPacket (Read Only). This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame.	
15:14	Reserved. Read/Write 0s.	
13:0	FrameInterval. This field specifies the length of a frame as (bit times - 1). For 12,00	0 bit times in a frame, a value of 11,99

### Table 6-42. USB\_BAR+Memory Offset: USB Controller Registers (Continued)

	Description	
Offset 38	Bh-3Bh HcFrameRemaining Register (RO)	Reset Value = 00000000
31	FrameRemainingToggle (Read Only). Loaded with FrameIntervalToggle	e when FrameRemaining is loaded.
30:14	Reserved. Read 0s.	
13:0	<b>FrameRemaining (Read Only).</b> When the HC is in the UsbOperational s clock period. When the count reaches 0, (end of frame) the counter reloa loads when the HC transitions into UsbOperational.	
Offset 3C	Ch-3Fh HcFmNumber Register (RO)	Reset Value = 00000000
31:16	Reserved. Read 0s.	
15:0	<b>FrameNumber (Read Only).</b> This 16-bit incrementing counter field is incremaining. The count rolls over from FFFFh to 0h.	cremented coincident with the loading of FrameF
Offset 40	h-43h HcPeriodicStart Register (R/W)	Reset Value = 00000000
31:14	Reserved. Read/Write 0s.	
13:0	<b>PeriodicStart.</b> This field contains a value used by the List Processor to c cessing must begin.	determine where in a frame the Periodic List pro-
Offset 44	h-47h HcLSThreshold Register (R/W)	Reset Value = 00000628
31:12	Reserved. Read/Write 0s.	
11:0	<b>LSThreshold.</b> This field contains a value used by the Frame Manageme transaction can be started in the current frame.	nt block to determine whether or not a low spee
Offset 48	h-4Bh HcRhDescriptorA Register (R/W)	Reset Value = 01000003
31:24	<b>PowerOnToPowerGoodTime.</b> This field value is represented as the num switching is effective within 2 ms. Only bits [25:24] are implemented as R/ expected that these bits be written to anything other than 1h, but limited a to support system implementation. This field should always be written to	/W. The remaining bits are read only as 0. It is no djustment is provided. This field should be writte
23:13	Reserved. Read/Write 0s.	
12	NoOverCurrentProtection. This bit should be written to support the exte	ernal system port over-current implementation.
	0: Over-current status is reported.	
	1: Over-current status is not reported.	
11	OverCurrentProtectionMode. This bit should be written 0 and is only va	alid when NoOverCurrentProtection is cleared.
	0: Global Over-Current.	
	1: Individual Over-Current	
10	DeviceType (Read Only). USB is not a compound device.	
9	NoPowerSwitching. This bit should be written to support the external sy	vstem port power switching implementation.
	0: Ports are power switched.	
	1: Ports are always powered on.	
8	PowerSwitchingMode. This bit is only valid when NoPowerSwitching is	cleared. This bit should be written 0.
	0: Global Switching.	
	1: Individual Switching	

	Description	
Offset 4C	h-4Fh HcRhDescriptorB Register (R/W)	Reset Value = 00000000h
31:16	<b>PortPowerControlMask.</b> Global-power switching. This field is only valid if NoPowerSw ingMode is set (individual port switching). When set, the port only responds to individu (Set/ClearPortPower). When cleared, the port only responds to global power switching balPower).	al port power switching commands
	0: Device not removable.	
	1: Global-power mask.	
	Port Bit relationship - Unimplemented ports are reserved, read/write 0. 0 = Reserved 1 = Port 1 2 = Port 2	
	 15 = Port 15	
15:0	DeviceRemoveable. USB ports default to removable devices.	
	0: Device not removable.	
	1: Device removable.	
	Port Bit relationship 0 = Reserved 1 = Port 1 2 = Port 2	
	 15 = Port 15	
	Unimplemented ports are reserved, read/write 0.	
Note: 7	This register is only reset by a power-on reset (PCIRST#). It is written during system init	iolization to configure the Dept Llub
1	These bit should not be written during normal operation.	alization to configure the Root Rub.
T Offset 50	These bit should not be written during normal operation.	Reset Value = 00000000h
	These bit should not be written during normal operation.	Reset Value = 00000000h
Offset 50	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote	Reset Value = 00000000h
Offset 50	Fhese bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no
Offset 50 31 30:18	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no
Offset 500 31 30:18 17	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no 'riting a 1 clears this bit. Writing a 0
Offset 500 31 30:18 17	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no 'riting a 1 clears this bit. Writing a 0 'riting a 0 has no effect.
Offset 50 31 30:18 17 16	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no 'riting a 1 clears this bit. Writing a 0 'riting a 0 has no effect.
Offset 50 31 30:18 17 16	These bit should not be written during normal operation.         HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no 'riting a 1 clears this bit. Writing a 0 'riting a 0 has no effect.
Offset 50 31 30:18 17 16	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange of Disabled.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.
Offset 50 31 30:18 17 16	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange and the ports. W         0: Disabled.         1: Enabled.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.
Offset 50 31 30:18 17 16 15	These bit should not be written during normal operation.         HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange 2         0: Disabled.       1: Enabled.         Write: SetRemoteWakeupEnable. Writing a 1 sets DeviceRemoteWakeupEnable. Writer	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.
Offset 50 31 30:18 17 16 15 15	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange of Disabled.         1: Enabled.         Write: SetRemoteWakeupEnable. Writing a 1 sets DeviceRemoteWakeupEnable. Write 0s.         OverCurrentIndicator. This bit reflects the state of the OVRCUR pin. This field is only	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.
Offset 50 31 30:18 17 16 15 15	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange         0: Disabled.       1: Enabled.         Write: SetRemoteWakeupEnable. Writing a 1 sets DeviceRemoteWakeupEnable. Write os.         OverCurrentIndicator. This bit reflects the state of the OVRCUR pin. This field is only and OverCurrentProtectionMode are cleared.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.
Offset 50 31 30:18 17 16 15 15	These bit should not be written during normal operation.         h-53h       HcRhStatus Register (R/W)         ClearRemoteWakeupEnable (Write Only). Writing a 1 to this bit clears DeviceRemote effect.         Reserved. Read/Write 0s.         OverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W has no effect.         Read: LocalPowerStatusChange. Not supported. Always read 0.         Write: SetGlobalPower. Write a 1 issues a SetGlobalPower command to the ports. W         Read: DeviceRemoteWakeupEnable. This bit enables ports' ConnectStatusChange 10: Disabled.         1: Enabled.         Write: SetRemoteWakeupEnable. Writing a 1 sets DeviceRemoteWakeupEnable. Write: SetRemoteWakeupEnable. Writing a 1 sets DeviceRemoteWakeupEnable. Write 0.         OverCurrentIndicator. This bit reflects the state of the OVRCUR pin. This field is only and OverCurrentProtectionMode are cleared.         0: No over-current condition.	Reset Value = 00000000h eWakeupEnable. Writing a 0 has no riting a 1 clears this bit. Writing a 0 riting a 0 has no effect. as a remote wakeup event.

Bit	Description	
Offset 54h-57h HcRhPortStatus[1] Register (R/W) Reset Value = 000000		
31:21	Reserved. Read/Write 0s.	
20	PortResetStatusChange. This bit indicates that the port reset signal has completed.	
	0: Port reset is not complete.	
	1: Port reset is complete.	
19	<b>PortOverCurrentIndicatorChange.</b> This bit is set when OverCurrentIndicator changes. Writing a 1 clears this bit. Writin a 0 has no effect.	
18	PortSuspendStatusChange. This bit indicates the completion of the selective resume s	equence for the port.
	0: Port is not resumed.	
	1: Port resume is complete.	
17	<b>PortEnableStatusChange.</b> This bit indicates that the port has been disabled due to a hableStatus).	ardware event (cleared PortEna-
	0: Port has not been disabled.	
	1: PortEnableStatus has been cleared.	
16	<b>ConnectStatusChange.</b> This bit indicates a connect or disconnect event has been deter Writing a 0 has no effect.	cted. Writing a 1 clears this bit.
	0: No connect/disconnect event.	
	1: Hardware detection of connect/disconnect event.	
	If DeviceRemoveable is set, this bit resets to 1.	
15:10	Reserved. Read/Write 0s.	
9	<b>Read: LowSpeedDeviceAttached.</b> This bit defines the speed (and bud idle) of the attac CurrentConnectStatus is set.	hed device. It is only valid when
	0: Full Speed device.	
	1: Low Speed device.	
	Write: ClearPortPower. Writing a 1 clears PortPowerStatus. Writing a 0 has no effect.	
8	Read: PortPowerStatus. This bit reflects the power state of the port regardless of the po	ower switching mode.
	0: Port power is off.	
	1: Port power is on.	
	If NoPowerSwitching is set, this bit is always read as 1.	
	Write: SetPortPower. Writing a 1 sets PortPowerStatus. Writing a 0 has no effect.	
7:5	Reserved. Read/Write 0s.	
4	Read: PortResetStatus.	
	0: Port reset signal is not active.	
	1: Port reset signal is active.	
	Write: SetPortReset. Writing a 1 sets PortResetStatus. Writing a 0 has no effect.	
3	<b>Read: PortOverCurrentIndicator.</b> This bit reflects the state of the OVRCUR pin dedicate valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.	ed to this port. This field is only
	0: No over-current condition.	
	1: Over-current condition.	
	Write: ClearPortSuspend. Writing a 1 initiates the selective resume sequence for the po	ort. Writing a 0 has no effect.
2	Read: PortSuspendStatus.	
	0: Port is not suspended.	
	1: Port is selectively suspended.	
	Write: SetPortSuspend. Writing a 1 sets PortSuspendStatus. Writing a 0 has no effect.	

	Table 6-42. USB_BAR+Memory Offset: USB Controller Registers (Continued)
Bit	Description
1	Read: PortEnableStatus.
	0: Port disabled.
	1: Port enabled.
	Write: SetPortEnable. Writing a 1 sets PortEnableStatus. Writing a 0 has no effect.
0	Read: CurrentConnectStatus.
	0: No device connected.
	1: Device connected.
	If DeviceRemoveable is set (not removable) this bit is always 1.
	Write: ClearPortEnable. Writing 1 a clears PortEnableStatus. Writing a 0 has no effect.
Note: 7	his register is reset by the UsbReset state.
Offset 58	n-5Bh HcRhPortStatus[2] Register (R/W) Reset Value = 00000000h
31:21	Reserved. Read/Write 0s.
20	PortResetStatusChange. This bit indicates that the port reset signal has completed.
	0: Port reset is not complete.
	1: Port reset is complete.
19	<b>PortOverCurrentIndicatorChange.</b> This bit is set when OverCurrentIndicator changes. Writing a 1 clears this bit. Writing a 0 has no effect.
18	PortSuspendStatusChange. This bit indicates the completion of the selective resume sequence for the port.
	0: Port is not resumed.
	1: Port resume is complete.
17	PortEnableStatusChange. This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus).
	0: Port has not been disabled.
	1: PortEnableStatus has been cleared.
16	<b>ConnectStatusChange.</b> This bit indicates a connect or disconnect event has been detected. Writing a 1 clears this bit. Writing a 0 has no effect.
	0: No connect/disconnect event.
	1: Hardware detection of connect/disconnect event.
	If DeviceRemoveable is set, this bit resets to 1.
15:10	Reserved. Read/Write 0s.
9	<b>Read: LowSpeedDeviceAttached.</b> This bit defines the speed (and bud idle) of the attached device. It is only valid when CurrentConnectStatus is set.
	0: Full speed device.
	1: Low speed device.
	Write: ClearPortPower. Writing a 1 clears PortPowerStatus. Writing a 0 has no effect.
8	Read: PortPowerStatus. This bit reflects the power state of the port regardless of the power switching mode.
	0: Port power is off.
	1: Port power is on.
	If NoPowerSwitching is set, this bit is always read as 1.
	Write: SetPortPower. Writing a 1 sets PortPowerStatus. Writing a 0 has no effect.
7:5	Reserved. Read/Write 0s.
4	Read: PortResetStatus.
	0: Port reset signal is not active.
	1: Port reset signal is active.
	Write: SetPortReset. Writing a 1 sets PortResetStatus. Writing a 0 has no effect.

Bit	Description	
-		to this part. This field is achieved
3	Read: PortOverCurrentIndicator. This bit reflects the state of the OVRCUR pin dedicated valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.	i to this port. This field is only
	0: No over-current condition.	
	1: Over-current condition.	
	Write: ClearPortSuspend. Writing a 1 initiates the selective resume sequence for the port	. Writing a 0 has no effect.
2	Read: PortSuspendStatus.	
	0: Port is not suspended.	
	1: Port is selectively suspended.	
	Write: SetPortSuspend. Writing a 1 sets PortSuspendStatus. Writing a 0 has no effect.	
1	Read: PortEnableStatus.	
	0: Port disabled.	
	1: Port enabled.	
	Write: SetPortEnable. Writing a 1 sets PortEnableStatus. Writing a 0 has no effect.	
0	Read: CurrentConnectStatus.	
	0: No device connected.	
	1: Device connected.	
	If DeviceRemoveable is set (not removable) this bit is always 1.	
	Write: ClearPortEnable. Writing 1 a clears PortEnableStatus. Writing a 0 has no effect.	
Note:	This register is reset by the UsbReset state.	
Offset 50		Reset Value = 00000000h
Offset 50 31:21		Reset Value = 00000000h
	Ch-5Fh HcRhPortStatus[3] Register (R/W)	Reset Value = 00000000h
31:21	Ch-5Fh     HcRhPortStatus[3] Register (R/W)       Reserved. Read/Write 0s.	Reset Value = 00000000h
31:21	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.	Reset Value = 00000000h
31:21	Ch-5Fh     HcRhPortStatus[3] Register (R/W)       Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.       0: Port reset is not complete.	
31:21 20	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       1: Port reset is complete.         1: Port reset is complete.       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W	riting a 1 clears this bit. Writing
31:21 20 19	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.	riting a 1 clears this bit. Writing
31:21 20 19	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       1: Port reset is complete.         1: Port reset is complete.       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector	riting a 1 clears this bit. Writing
31:21 20 19	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sec 0:         Port is not resumed.	riting a 1 clears this bit. Writing quence for the port.
31:21 20 19 18	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         9       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. Wa a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.         0:       Port is not resumed.         1:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard	riting a 1 clears this bit. Writing quence for the port.
31:21 20 19 18	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.         0:       Port is not resumed.         1:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).	riting a 1 clears this bit. Writing quence for the port.
31:21 20 19 18	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.         0:       Port resumed.         1:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0:       Port has not been disabled.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna-
31:21 20 19 18 17	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sec         0:       Port is not resumed.         1:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0:       Port has not been disabled.         1:       PortEnableStatus has been cleared.         ConnectStatusChange. This bit indicates a connect or disconnect event has been detected	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna-
31:21 20 19 18 17	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       1: Port reset is complete.         1: Port reset is complete.       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.       0: Port is not resumed.         1: Port resume is complete.       PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.       1: PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.       1: PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.       1: PortEnableStatus has been cleared.         ConnectStatusChange. This bit indicates a connect or disconnect event has been detected Writing a 0 has no effect.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna-
31:21 20 19 18 17	Ch-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       1: Port reset is complete.         1: Port reset is complete.       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.         0: Port is not resumed.         1: Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.         1: PortEnableStatusChange. This bit indicates a connect or disconnect event has been detected writing a 0 has no effect.         Connect/disconnect event.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna-
31:21 20 19 18 17	HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.         PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sec         0:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0:       Port has not been disabled.         1:       PortEnableStatusChange. This bit indicates a connect or disconnect event has been detected writing a 0 has no effect.         0:       No connect/disconnect event.         1:       Hardware detection of connect/disconnect event.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna-
31:21 20 19 18 17 16	HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.         PortResetStatusChange. This bit indicates that the port reset signal has completed.         0:       Port reset is not complete.         1:       Port reset is complete.         PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sector.         0:       Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0:       Port has not been disabled.         1:       PortEnableStatus has been cleared.         ConnectStatusChange. This bit indicates a connect or disconnect event has been detected Writing a 0 has no effect.         0:       No connect/disconnect event.         1:       Hardware detection of connect/disconnect event.         1:       Hardware detection of connect/disconnect event.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna- ed. Writing a 1 clears this bit.
31:21 20 19 18 17 17 16 15:10	Sh-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       1: Port reset is complete.         1: PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sec         0: Port is not resumed.         1: Port resume is complete.         PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.         1: PortEnableStatusChange. This bit indicates a connect or disconnect event has been detected.         ConnectStatusChange. This bit indicates a connect or disconnect event has been detected.         Writing a 0 has no effect.         0: No connect/disconnect event.         1: Hardware detection of connect/disconnect event.         If DeviceRemoveable is set, this bit resets to 1.         Reserved. Read/Write 0s.         Read: LowSpeedDeviceAttached. This bit defines the speed (and bud idle) of the attached.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna- ed. Writing a 1 clears this bit.
31:21 20 19 18 17 17 16 15:10	Sh-5Fh       HcRhPortStatus[3] Register (R/W)         Reserved. Read/Write 0s.       PortResetStatusChange. This bit indicates that the port reset signal has completed.         0: Port reset is not complete.       PortOverCurrentIndicatorChange. This bit is set when OverCurrentIndicator changes. W a 0 has no effect.         PortSuspendStatusChange. This bit indicates the completion of the selective resume sec       0: Port is not resumed.         1: Port resume is complete.       PortEnableStatusChange. This bit indicates that the port has been disabled due to a hard bleStatus).         0: Port has not been disabled.       1: PortEnableStatusChange. This bit indicates a connect or disconnect event has been detected.         ConnectStatusChange. This bit indicates a connect or disconnect event has been detected.       0: No connect/disconnect event.         1: Hardware detection of connect/disconnect event.       1: Hardware detection of connect/disconnect event.         1: Hardware detection of connect/disconnect event.       1: Reserved. Read/Write 0s.         Read: LowSpeedDeviceAttached. This bit defines the speed (and bud idle) of the attached CurrentConnectStatus is set.	riting a 1 clears this bit. Writing quence for the port. dware event (cleared PortEna- ed. Writing a 1 clears this bit.

Bit	Description
8	Read: PortPowerStatus. This bit reflects the power state of the port regardless of the power switching mode.
	0: Port power is off.
	1: Port power is on.
	If NoPowerSwitching is set, this bit is always read as 1.
	Write: SetPortPower. Writing a 1 sets PortPowerStatus. Writing a 0 has no effect.
7:5	Reserved. Read/Write 0s.
4	Read: PortResetStatus.
	0: Port reset signal is not active.
	1: Port reset signal is active.
	Write: SetPortReset. Writing a 1 sets PortResetStatus. Writing a 0 has no effect.
3	<b>Read: PortOverCurrentIndicator.</b> This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.
	0: No over-current condition.
	1: Over-current condition.
	Write: ClearPortSuspend. Writing a 1 initiates the selective resume sequence for the port. Writing a 0 has no effect.
2	Read: PortSuspendStatus.
	0: Port is not suspended.
	1: Port is selectively suspended.
	Write: SetPortSuspend. Writing a 1 sets PortSuspendStatus. Writing a 0 has no effect.
1	Read: PortEnableStatus.
	0: Port disabled.
	1: Port enabled.
	Write: SetPortEnable. Writing a 1 sets PortEnableStatus. Writing a 0 has no effect.
0	Read: CurrentConnectStatus.
	0: No device connected.
	1: Device connected.
	If DeviceRemoveable is set (not removable) this bit is always 1.
	Write: ClearPortEnable. Writing 1 a clears PortEnableStatus. Writing a 0 has no effect.
lote:	This register is reset by the UsbReset state.
Offset 60	h-9Fh Reserved Reset Value = xxt

Bit	Description		
Offset 10	00h-103h	HceControl Register (R/W)	Reset Value = 00000000h
31:9	Reserved. Read/Write 0s.		
8	<b>A20State.</b> Indicates current sta GateA20Sequence is active.	ate of Gate A20 on keyboard controller. Compared a	against value written to 60h when
7	IRQ12Active. Indicates a posi- clear it (set it to 0); a 0 write ha	tive transition on IRQ12 from keyboard controller oc as no effect.	curred. Software writes this bit to 1 to
6	<b>IRQ1Active.</b> Indicates a positivitit (set it to 0); a 0 write has no	ve transition on IRQ1 from keyboard controller occur effect.	rred. Software writes this bit to 1 to clear
5	GateA20Sequence. Set by HC of any value other than D1h.	C when a data value of D1h is written to I/O port 64h	. Cleared by HC on write to I/O port 64h
4		I, IRQ1 and IRQ12 from the keyboard controller cau Ident of the setting of the EmulationEnable bit in this	
3		erates IRQ1 or IRQ12 as long as the OutputFull bit in is generated: if 1, then an IRQ12 is generated.	n HceStatus is set to 1. If the AuxOutput-
2	CharacterPending. When set, set to 0.	an emulation interrupt will be generated when the C	DutputFull bit of the HceStatus register is
1	EmulationInterrupt (Read On	ly). This bit is a static decode of the emulation inter	rupt condition.
0		o 1 the HC is enabled for legacy emulation and will ad/or IRQ12 when appropriate. The HC also generat software.	
Note:	This register is used to enable and	d control the emulation hardware and report various	s status information.
Offset 10	)4h-107h	HceInput Register (R/W)	Reset Value = 000000xxh
31:8	Reserved. Read/Write 0s.		
7:0	InputData. This register holds	data written to I/O ports 60h and 64h.	
Note:	This register is the emulation side	of the legacy Input Buffer register.	
Offset 10	)8h-10Bh	HceOutput Register (R/W)	Reset Value = 000000xxh
31:8	Reserved. Read/Write 0s.		
7:0	OutputData. This register host	ts data that is returned when an I/O read of port 60h	n is performed by application software.
	This register is the emulation side ware.	of the legacy Output Buffer register where keyboard	d and mouse data is to be written by soft-
Offset 10	)Ch-10Fh	HceStatus Register (R/W)	Reset Value = 00000000h
31:8	Reserved. Read/Write 0s.		
7	Parity. Indicates parity error or	Parity. Indicates parity error on keyboard/mouse data.	
6	Timeout. Used to indicate a time-out		
5	<b>Timeout.</b> Used to indicate a tir	ne-out	
4			set to 1 and the IRQEn bit is set.
4	AuxOutputFull. IRQ12 is asse	ne-out erted whenever this bit is set to 1 and OutputFull is s s the state of the keyboard inhibit switch and is set if	
4	AuxOutputFull. IRQ12 is asset Inhibit Switch. This bit reflects	erted whenever this bit is set to 1 and OutputFull is s	f the keyboard is NOT inhibited.
	AuxOutputFull. IRQ12 is asset Inhibit Switch. This bit reflects CmdData. The HC will set this	erted whenever this bit is set to 1 and OutputFull is s s the state of the keyboard inhibit switch and is set if	f the keyboard is NOT inhibited. te to port 64h the HC will set this bit to 1.
3	AuxOutputFull. IRQ12 is asset         Inhibit Switch. This bit reflects         CmdData. The HC will set this         Flag. Nominally used as a syst         InputFull. Except for the case	erted whenever this bit is set to 1 and OutputFull is s s the state of the keyboard inhibit switch and is set if bit to 0 on an I/O write to port 60h and on an I/O wri	f the keyboard is NOT inhibited. te to port 64h the HC will set this bit to 1. t.
3 2	AuxOutputFull. IRQ12 is asset         Inhibit Switch. This bit reflects         CmdData. The HC will set this         Flag. Nominally used as a syst         InputFull. Except for the case bit is set to 1 and emulation is         OutputFull. The HC will set th IRQ1 is generated as long as the set of the case bit is set to 1 and emulation is	erted whenever this bit is set to 1 and OutputFull is a s the state of the keyboard inhibit switch and is set it bit to 0 on an I/O write to port 60h and on an I/O wri tem flag by software to indicate a warm or cold boot of a Gate A20 sequence, this bit is set to 1 on an I/O	f the keyboard is NOT inhibited. te to port 64h the HC will set this bit to 1. t. D write to address 60h or 64h. While this and AuxOutputFull is set to 0 then an is set to 1 then and IRQ12 will be gener-

## 6.4.7 ISA Legacy Register Space

The ISA Legacy registers reside in the ISA I/O address space in the address range from 000h to FFFh and are accessed through typical input/output instructions (i.e., CPU direct R/W) with the designated I/O port address and 8-bit data.

The bit formats for the ISA Legacy I/O Registers plus two chipset-specific configuration registers used for interrupt mapping in the Core Logic module are given in this section. The ISA Legacy registers are separated into the following categories:

- DMA Channel Control Registers, see Table 6-43
- DMA Page Registers, see Table 6-44
- Programmable Interval Timer Registers, see Table 6-45
- Programmable Interrupt Controller Registers, see Table 6-46
- Keyboard Controller Registers, see Table 6-47
- Real-Time Clock Registers, see Table 6-48
- Miscellaneous Registers, see Table 6-49 (includes 4D0h and 4D1h Interrupt Edge/Level Select Registers)

Bit	Description
I/O Port (	
Written a	s two successive bytes, byte 0, 1.
I/O Port (	
Written a	s two successive bytes, byte 0, 1.
I/O Port (	002h DMA Channel 1 Address Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	003h DMA Channel 1 Transfer Count Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	004h DMA Channel 2 Address Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	005h DMA Channel 2 Transfer Count Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	006h DMA Channel 3 Address Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	007h DMA Channel 3 Transfer Count Register (R/W)
Written a	s two successive bytes, byte 0, 1.
I/O Port (	008h (R/W)
Read	DMA Status Register, Channels 3:0
7	Channel 3 Request. Indicates if a request is pending.
	0: No.
6	1: Yes.
0	Channel 2 Request. Indicates if a request is pending. 0: No.
	1: Yes.
5	Channel 1 Request. Indicates if a request is pending.
	0: No.
4	1: Yes. Channel 0 Request. Indicates if a request is pending.
4	0: No.
	1: Yes.
3	Channel 3 Terminal Count. Indicates if TC was reached.
	0: No. 1: Yes.
	1. 105.

Table 6-43. DMA Channel Control Registers (Continued	ters (Continued)
--	------------------

Bit	Description
2	Channel 2 Terminal Count. Indicates if TC was reached.
	0: No.
	1: Yes.
1	Channel 1 Terminal Count. Indicates if TC was reached.
	0: No. 1: Yes.
0	Channel 0 Terminal Count. Indicates if TC was reached.
	0: No.
	1: Yes.
Write	DMA Command Register, Channels 3:0
7	DACK Sense.
	0: Active low. 1: Active high.
6	DREQ Sense.
-	0: Active high.
	1: Active low.
5	Write Selection.
	0: Late write. 1: Extended write.
4	Priority Mode.
4	0: Fixed.
	1: Rotating.
3	Timing Mode.
	0: Normal.
2	1: Compressed. Channels 3:0.
2	0: Disable.
	1: Enable.
1:0	Reserved. Must be set to 0.
I/O Port 00	Ogh         Software DMA Request Register, Channels 3:0 (W)
7:3	Reserved. Must be set to 0.
2	Request Type.
	0: Reset. 1: Set.
1:0	Channel Number Request Select
	00: Channel 0.
	01: Channel 1.
	10: Channel 2. 11: Channel 3.
I/O Port 00	
7:3	Reserved. Must be set to 0.
2	Channel Mask.
	0: Not masked.
	1: Masked.
1:0	Channel Number Mask Select. 00: Channel 0.
	01: Channel 1.
	10: Channel 2.
	11: Channel 3.

Bit	Description
I/O Port 0	0Bh DMA Channel Mode Register, Channels 3:0 (WO)
7:6	Transfer Mode.         00: Demand.       01: Single.         10: Block.       11: Cascade.
5	Address Direction.         0: Increment.         1: Decrement.
4	Auto-initialize.         0: Disable.         1: Enable.
3:2	Transfer Type.         00: Verify.         01: Write transfer (I/O to memory).         10: Read transfer (memory to I/O).         11: Reserved.
1:0	Channel Number Mode Select.         00: Channel 0.         01: Channel 1.         10: Channel 2.         11: Channel 3.
I/O Port 0	0Ch DMA Clear Byte Pointer Command, Channels 3:0 (W)
I/O Port 0	0Dh DMA Master Clear Command, Channels 3:0 (W)
I/O Port 0	0Eh DMA Clear Mask Register Command, Channels 3:0 (W)
I/O Port (	0Fh DMA Write Mask Register Command, Channels 3:0 (W)
I/O Port ( Not used.	
I/O Port O Not used.	
I/O Port O Not suppo	5 ( )
I/O Port O Not suppo	
I/O Port O Not suppo	<b>5</b> ( )
I/O Port ( Not suppo	
I/O Port ( Not suppo	
I/O Port O	<b>c</b> ( )

## Table 6-43. DMA Channel Control Registers (Continued)

# Table 6-43. DMA Channel Control Registers (Continued)

Bit	Description		
I/O Port	I/O Port 0D0h (R/W)		
Read	DMA Status Register, Channels 7:4		
Note:	Channels 5, 6, and 7 are not supported.		
7	Channel 7 Request. Indicates if a request is pending.		
	0: No.		
	1: Yes.		
6	Channel 6 Request. Indicates if a request is pending. 0: No.		
	1: Yes.		
5	Channel 5 Request. Indicates if a request is pending.		
	0: No.		
	1: Yes.		
4	Undefined.		
3	Channel 7 Terminal Count. Indicates if TC was reached.		
	0: No. 1: Yes.		
2	Channel 6 Terminal Count. Indicates if TC was reached.		
	0: No.		
	1: Yes.		
1	Channel 5 Terminal Count. Indicates if TC was reached.		
	0: No.		
0	1: Yes. Undefined.		
-			
Write Note:	DMA Command Register, Channels 7:4 Channels 5, 6, and 7 are not supported.		
7	DACK Sense.		
	0: Active low.		
	1: Active high.		
6	DREQ Sense.		
	0: Active high. 1: Active low.		
5	Write Selection.		
5	0: Late write.		
	1: Extended write.		
4	Priority Mode.		
	0: Fixed.		
	1: Rotating.		
3	Timing Mode.		
	0: Normal. 1: Compressed.		
2	Channels 7:4.		
	0: Disable.		
	1: Enable.		
1:0	Reserved. Must be set to 0.		

Bit	Description
I/O Port (	D2h Software DMA Request Register, Channels 7:4 (W)
Note:	Channels 5, 6, and 7 are not supported.
7:3	Reserved. Must be set to 0.
2	Request Type.
	0: Reset.
	1: Set.
1:0	Channel Number Request Select.
	00: Illegal. 01: Channel 5.
	10: Channel 6.
	11: Channel 7.
I/O Port (	DMA Channel Mask Register, Channels 7:4 (WO)
Note:	Channels 5, 6, and 7 are not supported.
7:3	Reserved. Must be set to 0.
2	Channel Mask.
	0: Not masked.
	1: Masked.
1:0	Channel Number Mask Select.
	00: Channel 4.
	01: Channel 5. 10: Channel 6.
	11: Channel 7.
I/O Port (	DD6h DMA Channel Mode Register, Channels 7:4 (WO)
Note:	Channels 5, 6, and 7 are not supported.
7:6	Transfer Mode.
	00: Demand.
	01: Single.
	10: Block. 11: Cascade.
5	Address Direction.
5	0: Increment.
	1: Decrement.
4	Auto-initialize.
	0: Disabled
	1: Enable
3:2	Transfer Type.
	00: Verify.
	01: Write transfer (I/O to memory). 10: Read transfer (memory to I/O).
	11: Reserved.
1:0	Channel Number Mode Select.
	00: Channel 4.
	01: Channel 5.
	10: Channel 6. 11: Channel 7.
	Channel 4 must be programmed in cascade mode. This mode is not the default.
I/O Port (	DBh DMA Clear Byte Pointer Command, Channels 7:4 (W)
	Channels 5, 6, and 7 are not supported.
I/O Port (	DDAh DMA Master Clear Command, Channels 7:4 (W)
	Channels 5, 6, and 7 are not supported.
I/O Port (	<b>5</b> <i>( ( ( ( ( ( ( ( ( (</i>
Note:	Channels 5, 6, and 7 are not supported.

# Table 6-43. DMA Channel Control Registers (Continued)

## Table 6-43. DMA Channel Control Registers (Continued)

Bit	Description	
I/O Port 0	DEh DMA Write Mask Register Command, Channels 7:4 (W)	
Note: C	hannels 5, 6, and 7 are not supported.	

## Table 6-44. DMA Page Registers

Bit	Description		
I/O Port 0 Address b	81h its [23:16] (byte 2).	DMA Channel 2 Low Page Register (R/W)	
I/O Port 0 Address b	<b>32h</b> its [23:16] (byte 2).	DMA Channel 3 Low Page Register (R/W)	
I/O Port 0 Address b	<b>33h</b> its [23:16] (byte 2).	DMA Channel 1 Low Page Register (R/W)	
I/O Port 0 Address b	<b>37h</b> its [23:16] (byte 2).	DMA Channel 0 Low Page Register (R/W)	
I/O Port 08 Not suppo		DMA Channel 6 Low Page Register (R/W)	
I/O Port 0 Not suppo		DMA Channel 7 Low Page Register (R/W)	
I/O Port 0 Not suppo		DMA Channel 5 Low Page Register (R/W)	
I/O Port 08 Refresh ad		ISA Refresh Low Page Register (R/W)	
	<b>31h</b> its [31:24] (byte 3). his register is reset to 00h on	DMA Channel 2 High Page Register (R/W) any access to Port 081h.	
	<b>32h</b> its [31:24] (byte 3). his register is reset to 00h on	DMA Channel 3 High Page Register (R/W) any access to Port 082h.	
I/O Port 4 Address b	-	DMA Channel 1 High Page Register (R/W)	
I/O Port 4	-	DMA Channel 0 High Page Register (R/W)	
I/O Port 4 Note: N	<b>39h</b> lot supported.	DMA Channel 6 High Page Register (R/W)	
I/O Port 4 Note: N	BAh lot supported.	DMA Channel 7 High Page Register (R/W)	
I/O Port 4 Note: N	BBh lot supported.	DMA Channel 5 High Page Register (R/W)	

## Table 6-45. Programmable Interval Timer Registers

Bit	Description		
I/O Port 040h			
Write	PIT Timer 0 Counter		
7:0	Counter Value.		
Read	PIT Timer 0 Status		
7	Counter Output. State of counter output signal.		
6	Counter Loaded. Indicates if the last count written is loaded. 0: Yes. 1: No.		
5:4	Current Read/Write Mode.         00: Counter latch command.         01: R/W LSB only.         10: R/W MSB only.         11: R/W LSB, followed by MSB.		
3:1	Current Counter Mode. 0-5.		
0	BCD Mode. 0: Binary. 1: BCD (Binary Coded Decimal).		
I/O Port 0	41h		
Write	PIT Timer 1 Counter (Refresh)		
7:0	Counter Value.		
Read	PIT Timer 1 Status (Refresh)		
7	Counter Output. State of counter output signal.		
6	Counter Loaded. Indicates if the last count written is loaded.         0: Yes.         1: No.		
5:4	Current Read/Write Mode.         00: Counter latch command.         01: R/W LSB only.         10: R/W MSB only.         11: R/W LSB, followed by MSB.		
3:1	Current Counter Mode. 0-5.		
0	BCD Mode.         0: Binary.         1: BCD (Binary Coded Decimal).		

## Table 6-45. Programmable Interval Timer Registers (Continued)

Bit	Description		
I/O Port 042h			
Write	PIT Timer 2 Counter (Speaker)		
7:0	Counter Value.		
Read	PIT Timer 2 Status (Speaker)		
7	Counter Output. State of counter output signal.		
6	Counter Loaded. Indicates if the last count written is loaded. 0: Yes. 1: No.		
5:4	Current Read/Write Mode.         00: Counter latch command.         01: R/W LSB only.         10: R/W MSB only.         11: R/W LSB, followed by MSB.		
3:1	Current Counter Mode. 0-5.		
0	BCD Mode. 0: Binary. 1: BCD (Binary Coded Decimal).		
<ul> <li>Bit 3 = Select Counter 2</li> <li>Bit 2 = Select Counter 1</li> <li>Bit 1 = Select Counter 0</li> <li>Bit 0 = Reserved</li> <li>2. If bits [5:4] = 00: Register functions as Counter Latch Command and:</li> </ul>			
	Bits [7:6] = Selects Counter Bits [3:0] = Don't care		
7:6	Counter Select.         00: Counter 0.         01: Counter 1.         10: Counter 2.         11: Read-back command (Note 1).		
5:4	Current Read/Write Mode. 00: Counter latch command. 01: R/W LSB only. 10: R/W MSB only. 11: R/W LSB, followed by MSB.		
3:1	Current Counter Mode. 0-5.		
0	BCD Mode.         0: Binary.         1: BCD (Binary Coded Decimal).		

	Table 6-46. Programmable Interrupt Controller Registers		
Bit	Description		
I/O Port 0	I/O Port 020h / 0A0h Master / Slave PIC ICW1 (WO)		
7:5	Reserved. Must be set to 0.		
4	Reserved. Must be set to 1.		
3	Trigger Mode.		
	0: Edge. 1: Level.		
2	Vector Address Interval		
	0: 8 byte intervals.		
	1: 4 byte intervals.		
1	Reserved. Must be set to 0 (cascade mode).		
0	Reserved. Must be set to 1 (ICW4 must be programmed).		
	21h / 0A1h Master / Slave PIC ICW2 (after ICW1 is written) (WO)		
7:3	A[7:3]. Address lines [7:3] for base vector for interrupt controller.		
2:0	Reserved. Must be set to 0.		
I/O Port 0	21h / 0A1h Master / Slave PIC ICW3 (after ICW2 is written) (WO)		
Master P	C ICW3		
7:0	Cascade IRQ. Must be 04h.		
Slave PIC	ICW3		
7:0	Slave ID. Must be 02h.		
I/O Port 0	21h / 0A1h Master / Slave PIC ICW4 (after ICW3 is written) (WO)		
7:5	Reserved. Must be set to 0.		
4	Special Fully Nested Mode.		
	0: Disable. 1: Enable.		
3:2	Reserved. Must be set to 0.		
1	Auto EOI.		
	0: Normal EOI.		
	1: Auto EOI.		
0	Reserved. Must be set to 1 (8086/8088 mode).		
I/O Port 0	21h / 0A1h (R/W) Master / Slave PIC OCW1 (except immediately after ICW1 is written)		
7	IRQ7 / IRQ15 Mask.		
	0: Not Masked. 1: Mask.		
6	IRQ6 / IRQ14 Mask.		
	0: Not Masked.		
	1: Mask.		
5	IRQ5 / IRQ13 Mask. 0: Not Masked.		
	1: Mask.		
4	IRQ4 / IRQ12 Mask.		
	0: Not Masked.		
3	1: Mask. IRQ3 / IRQ11 Mask.		
0	0: Not Masked.		
	1: Mask.		
2	IRQ2 / IRQ10 Mask.		
	0: Not Masked. 1: Mask.		

## Table 6-46. Programmable Interrupt Controller Registers

Bit         Description           1         IRO1 / IRO2 Mask.           0         IRO0 / IRO2 Mask.           1         Wask.           0         IRO0 / IRO2 Mask.           1         Wask.           100 Port CDD / IRO2 Mask.         100. Set rotate in Auto EOI mode 100. Set rotate in Auto EOI mode 101. Korespecific EOI 101. Korespecific EOI 102. Set rotate on non-specific EOI command 102. Set rotate on consequence EOI command 103. Set rotate on consequence EOI command 103. Set rotate on consequence EOI command 104. Set rotate on consequence EOI command 105. Set rotate on consequence EOI command 106. Set rotate on consequence EOI command 107. No operation.           107 Port CDD / 0AON         Master / Slave PIC OCW3 (WO)           7         Reserved. Must be set to 0.           8         Special Mask Mode.           11. Set Special Mask Mode.         1           12         Poll Command.           13         Reserved. Must be set to 0.           14         Reserved. Must be set to 0.           15         Set on conserved Reserved			
0: Not Mask.         0: IRO/ /ROS Mask.         0: Not Masked.         1: Mask.         00: Clar total in Auto EO mode         00: Clar total in Auto EO mode         00: Clar total in Auto EO mode         01: Non-specific EO         01: Non-specific EO mode         02: IRO Number (000-111).         VD Port C2D-/ 0A0h         Master / Slave PIC OCW3 (WO)         7       Reserved. Must be set to 0.         5: Special Mask Mode.         11: Set Special Mask Mode.         12: Poll Command.         0: Diablo.         11: Enable.         12: Read interrupt request register on next read of Port 2Dh.         11: Read interrupt request register on next read of Port 2Dh.         11: No. <t< td=""><td>Bit</td><td>Description</td><td></td></t<>	Bit	Description	
1: Mask:         0       IRG0 / IRQ8 Mask.         0: Not Masked.         1: Mask.         0/ Port C2D/ 0 A0h         Master / Slave PIC OCW2 (WO)         7:5       Rotate/E01 Codes.         001: Non-specific E01       101: Sept rotats in Auto E01 mode         011: Specific E01 (bits [2:0] must be valid)       111: Rotats on mon-specific E01 command         011: Specific E01 (bits [2:0] must be valid)       111: Rotats on specific E01 command         011: Rotats on specific E01 command       102: Sept rotats on specific E01 command         011: Rotats on specific E01 command       102: Sept rotats on specific E01 command         011: Rotats on specific E01 command       103: Sept rotats on specific E01 command         011: Rotats be set to 0.       103: Rotats on specific E01 command         011: Rotats be set to 0.       103: Rotats and the set rotats on specific E01 command         01: No operation.       101: Rotats be set to 1.       2         2       Polit Command.       101: Rotats be set to 1.       2         2       Polit Command.       101: Rotats on specific E01       101: Rotats on specific E01         10: Rotats be set to 1.       2       Polit Command.       101: Rotats be set to 1.       111: Rotats be set to 1.         2       Polit Command.       101: Rotatspecific E01	1	IRQ1 / IRQ9 Mask.	
0       IR00 / IR08 Mask.         0: Not Masked.       1: Mask.         V0 Port 020h / 0A0h       Master / Slave PIC OCW2 (WO)         7:5       Social rotate in Auto EOI mode 001: Kon-specific EOI content 010: Rotate on non-specific EOI command 010: No operation 010: No operation 010: No operation 011: Septime EOI (bits [2:0] must be valid)       110: Set priority command (bits [2:0] must be valid)         4:3       Reserved. Must be set to 0.       200         2:0       IR0 Number (000-111).       Master / Slave PIC OCW3 (WO)         V0 Port 020h / 0A0h       Master / Slave PIC OCW3 (WO)         7       Reserved. Must be set to 0.         6:5       Special Mask Mode.         01: No operation.       0: No operation.         01: No operation.       0: No special Mask Mode.         11: Set Special Mask Mode.       0: Disable.         12: Enable.       10: No operation.         13: Reserved. Must be set to 1.       2         2: Poll Command.       0: Disable.         13: Enable.       10: No operation.         10: No operation.       0: No operation.         10: No operation.       10: No operation.		0: Not Masked.	
0: Not Masked.         10: Port 020h / 0A0h       Master / Slave PIC OCW2 (WO)         7:5       Rotate/EOI Codes.         000: Clear rotate in Auto EOI mode 011: Non-specific EOI 011: Non-specific EOI command 012: Non-specific EOI command 0110: Set rotate in Auto EOI command 0110: Set priority command (bits [2:0] must be valid) 011: Boates on specific EOI command 0110: Set priority command (bits [2:0] must be valid) 011: Boates on specific EOI command 010: Non-specific EOI command 0111: Rotate on specific EOI command 012: Rot oppration. 012: Rot oppration. 013: Reserved. Must be set to 0. 03: Reserved. Must be set to 1. 04: Reserved. Must be set to 1. 05: Rot operation. 011: Enable. 110: Reserved Rotate EOI command 10: Clear command Rotate EOI command 10: Clear command Rotate EOI command 10: Clear command 10: Clear command 10: Clear command Rotate EOI command 10: Clear		1: Mask.	
1: Mask.       I/O Port 020h / 0A0h     Master / Slave PIC OCW2 (WO)       7:5     Rotate/EOI Codes.       000: Clear rotate in Aulo EOI mode     100: Set rotate in Aulo EOI mode       010: Non-specific EOI     101: Foltate on non-specific EOI command       010: No operation     110: Set priority command (bits (2:0) must be valid)       111: Rotate on non-specific EOI command     100: Foltate on non-specific EOI command       02: No operation     110: Set priority command (bits (2:0) must be valid)       111: Rotate on specific EOI command     100: Foltate in Auto EOI mode       02: No operation.     100: No operation.       03: No operation.     100: Roset Special Mask Mode.       11: Set Special Mask Mode.     11: Set Special Mask Mode.       12: Poll Command.     11: Set Special Mask Mode.       13: Reserved. Must be set to 0.     3       3< Reserved. Must be set to 0.	0	IRQ0 / IRQ8 Mask.	
NO Port 020h / 040h     Master / Slave PIC OCW2 (WO)       7:5     000: Colear rotate in Auto EOI mode 001: Non-specific EOI 010: Non-specific EOI 011: Specific EOI (bits [2:0] must be valid)     100: Set rotate in Auto EOI mode 011: Rotate on non-specific EOI ommand 110: Set priority command (bits [2:0] must be valid) 011: Specific EOI (bits [2:0] must be valid)       4:3     Reserved. Must be set to 0.       2:0     IFO Mumber (000-111).       VO Port 020h / 0A0h     Master / Slave PIC OCW3 (WO)       7     Reserved. Must be set to 0.       6:5     Special Mask Mode.       11:     Set Special Mask Mode.       12:     Poil Command.       0:     No operation.       10:     Register Read Mode.       0:     No operation.       10:     No operation.       11:     Read interrupt sequest register on next read of Port 20h.       11:     Read interrupt sequest register on next read of Port 20h.       11:     Read interrupt sequest register on next read of Port 20h.       11:     Read interrupt sequest register on next read of Port 20h.       11: <td></td> <td></td> <td></td>			
7:5       Rotate/EOI Codes. 000: Clear rotate in Auto EOI mode 001: Non-specific EOI 010: Non-specific EOI 010: Non-specific EOI 010: Set priority command (bits [2:0] must be valid) 111: Rotate on non-specific EOI command 110: Set priority command (bits [2:0] must be valid) 111: Rotate on specific EOI command 4:3         4:3       Reserved. Must be set to 0. 2:0       IRQ Number (000-111). (VO Port 02D/ 0ADh         7       Reserved. Must be set to 0. 3:0       Reserved. Must be set to 0. 3:0         6:5       Special Mask Mode. 0: No operation. 0: Reserved. Must be set to 0. 3: Reserved. Must be set to 0. 3: Reserved. Must be set to 1. 3: Reserved. Must be set to 1. 4: Read interrupt request register on next read of Port 20h. 11: Read interrupt request register on next read of Port 20h. 11: Read interrupt request register on next read of Port 20h. 11: Read interrupt Request Register 10: OV OP to 20h / 0A0h         7       IHQ7 / IRQ15 Pneding. 0: Yes. 1: No.         6       IRQ6 / IRQ14 Pneding. 0: Yes. 1: No.         7       IHQ7 / IRQ15 Pneding. 0: Yes. 1: No.         8       IRQ2 / IRQ14 Pneding. 0: Yes. 1: No.         9       IRQ2 / IRQ14 Pneding. 0: Yes. 1: No.         10       IRQ2 / IRQ14 Pneding. 0: Yes. 1: No.         2       IRQ2 / IRQ14 Pneding. 0: Yes. 1: No.			
000: Clear rotate in Auto EOI mode     100: Sar rotate in Auto EOI mode       001: Non-specific EOI (bits [2:0] must be valid)     110: Factate on non-specific EOI command       4:3     Reserved. Must be sat to 0.       2:0     IRQ Number (000-111).       VO Port U2D+/ 0A0h     Master / Slave PIC OCW3 (WO)       7     Reserved. Must be sat to 0.       6:5     Special Mask Mode.       10: Fold area     00: No operation.       0: No operation.     01: No operation.       10: Register Read Mode.     10: Fold area       11: Read Special Mask Mode.     11: Fold area       2     Poll Command.     10: Set priority command (bits [2:0] must be valid)       10: Register Read Mode.     11: Fold area       2     Poll Command.     11: Fold area       2     Poll Command.     11: Fold area       2     Poll Command.     11: Fold area       3     Reserved. Must be set to 0.     11: Fold area       4     Reserved. Must be set to 0.     11: Fold area       5     No operation.     11: Fold area       6     No operation.     11: Fold area       10: No operation.     10: For oCW3 Command Set (BO)       11: Read interrupt request register on next read of Port 20h.     11: Fold area       11: Read interrupt request register on next read of Port 20h.     11: Fold area <td></td> <td></td> <td>ave PIC OCW2 (WO)</td>			ave PIC OCW2 (WO)
001: Non-specific EOI         101: Rotate on non-specific EOI command           010: No operation         110: Set priority command (bits [2:0] must be valid)           111: Specific EOI (bits [2:0] must be valid)         111: Rotate on specific EOI command           4:3         Reserved. Must be set to 0.	7:5		
010: No operation         110: Set priority command (bits [2:0] must be valid)           4:3         Reserved. Must be set to 0.           2:0         IRQ Number (000-111).           WO Port 022h / 0A0h         Master / Slave PIC OCW3 (WO)           7         Reserved. Must be set to 0.           6:5         Special Mask Mode.           00: No operation.         0: No operation.           10: Set Special Mask Mode.         11: Set Special Mask Mode.           11: Set Special Mask Mode.         11: Set Special Mask Mode.           12: Set Special Mask Mode.         11: Set Special Mask Mode.           13: Set Special Mask Mode.         11: Set Special Mask Mode.           14: Set Special Mask Mode.         11: Set Special Mask Mode.           14: Reserved. Must be set to 0.         3           3         Reserved. Must be set to 0.           3         Reserved. Must be set to 0.           4         Reserved. Must be set to 0.           5         Decision.           10: Read Interrupt request register on next read of Port 20h.           11: Read Interrupt request register on next read of Port 20h.           11: Read Interrupt request register on next read of Port 20h.           11: Read Interrupt request register on next read of Port 20h.           11: Read Interrupt request register on next read of Port 2			
011: Specific EOI (bits [2:0] must be valid)         111: Rotate on specific EOI command           4:3         Reserved. Must be set to 0.		•	
2:0         IRQ Number (000-111).         Master / Slave PIC OCW3 (WO)           7         Reserved. Must be set to 0.         .           6:5         Special Mask Mode.         .           00: No operation.         01: No operation.         .           10: Reset Special Mask Mode.         .         .           11: Set Special Mask Mode.         .         .           12: No operation.         .         .         .           13: Reserved. Must be set to 1.         .         .         .           2         Poll Command.         .         .         .           13: Reserved. Must be set to 1.         .         .         .         .           14: Enable.         .         .         .         .         .           10: No operation.         .         .         .         .         .           11: Read interrupt request register on next read of Port 20h.         .         .         .         .           11: Read interrupt request register on next read of Port 20h.         .         .         .         .           12: Port 20h / 0A0h         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)         .         .           14: Port IR015 Pending.         .			
I/O Port 020h / 0A0h       Master / Slave PIC OCW3 (WO)         7       Reserved. Must be set to 0.         6:5       Special Mask Mode.         00: No operation.       0:         11: Set Special Mask Mode.       11: Set Special Mask Mode.         12: Set Special Mask Mode.       11: Set Special Mask Mode.         13: Reserved. Must be set to 0.       3         2       Poll Command.         0: Disable.       1: Enable.         1: Enable.       1: Enable.         1: No operation.       0: No operation.         0: No operation.       0: No operation.         0: No operation.       0: No operation.         1: Read interrupt request register on next read of Port 20h.       11: Read interrupt request row next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.       11: Read interrupt request register on next read of Port 20h.         11: Read interrupt Register       7       IRO7 / IRO15 Pending.         0: Yes.       1: No.       1: No.         5       IRO5 / IRO14 Pending.       0: Yes.         1: No.       1: No.       1: No.         4       IRO4 / IRO12 Pending.       0: Yes.         1: No.       1: No.       1: No.         3       IRO3 / IRO11 Pending.	4:3	Reserved. Must be set to 0.	
7       Reserved. Must be set to 0.         6:5       Special Mask Mode.         00: No operation.       00: No operation.         10: Reset Special Mask Mode.       11: Set Special Mask Mode.         11: Set Special Mask Mode.       11: Set Special Mask Mode.         11: Set Special Mask Mode.       11: Set Special Mask Mode.         11: Set Special Mask Mode.       11: Set Special Mask Mode.         12: Poll Command.       0.         0: Disable.       1: Enable.         1: Enable.       1: Enable.         1: 0: Register Read Mode.       00: No operation.         01: No operation.       01: No operation.         10: Read interrupt request register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.       11: Read interrupt request register on next read of Port 20h.         11: Read interrupt request PIC Interrupt Request and Service Registers for OCW3 Commands (RO)       11: No.         11: Read Interrupt Request Register       12: No.         7       IRG7 / IRG15 Pending.         0: Yes.       1: No.         1: No.       1: No.         6       IRG6 / IRO14 Pending.         0: Yes.       1: No.         3       IRG3 / IRO11 Pending.	2:0	IRQ Number (000-111).	
6:5         Special Mask Mode.           00: No operation.         00: No operation.           10: Reset Special Mask Mode.         11: Set Special Mask Mode.           11: Set Special Mask Mode.         11: Set Special Mask Mode.           12: Set Special Mask Mode.         11: Set Special Mask Mode.           13: Reserved. Must be set to 1.         2           2         Poll Command.         0: Disable.           1: Enable.         0: No operation.           0: No operation.         0: No operation.           0: No operation.         0: No operation.           0: No operation.         0: No operation.           10: Read interrupt request register on next read of Port 20h.         1: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.         1: Read interrupt service register on ext read of Port 20h.           11: Read interrupt service register on ext read of Port 20h.         1: Read interrupt service register or OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.         1           Interrupt Request Register         7           7         IRQ7 / IRQ15 Pending.           0: Yes.         1: No.           5         IRQ6 / IRQ14 Pending.           0: Yes.         1: No. <tr< td=""><td>I/O Port (</td><td>020h / 0A0h Master / Sl</td><td>ave PIC OCW3 (WO)</td></tr<>	I/O Port (	020h / 0A0h Master / Sl	ave PIC OCW3 (WO)
0:         No operation.           01:         No operation.           01:         No operation.           10:         Reserved. Must be set to 0.           3         Reserved. Must be set to 1.           2         Poll Command.           0:         Disable.           1:         Enable.           1:         Reserved. Must be set to 1.           2         Poll Command.           0:         Disable.           1:         Enable.           1:         Register Read Mode.           00:         No operation.           01:         No operation.           02:         VGO           VOPort 020h / 0A0h         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.	7	Reserved. Must be set to 0.	
01: No operation.         10: Reset Special Mask Mode.           11: Set Special Mask Mode.         11: Set Special Mask Mode.           4         Reserved. Must be set to 0.           3         Reserved. Must be set to 1.           2         Poll Command.           0: Disable.         1:           1: Enable.         10           1: Register Read Mode.           00: No operation.         0: No operation.           1: No operation.         10: Read interrupt request register on next read of Port 20h.           11: Read interrupt request register on next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.           11: Read interrupt request register on next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.           11: Read interrupt request register on next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.           11: Read interrupt request register on next read of Port 20h.         11: Read Interrupt request register is set with bits [1:0] in a write to 020h.           Interrupt Request Register         7         IRQ7 / IRQ15 Pending.           0: Yes.         1: No.         1: No.           5         IRQ5 / IRQ14 Pending.           0: Yes.         1: No.           4         IRQ4 / IRQ14 Pending.           0: Yes.	6:5	Special Mask Mode.	
10: Reset Special Mask Mode.         11: Set Special Mask Mode.         11: Set Special Mask Mode.         11: Reserved. Must be set to 0.         3       Reserved. Must be set to 1.         2       Poll Command.         0: Disable.       1:         1: Enable.         1: Enable.         1: No operation.         01: No operation.         01: No operation.         01: No operation.         10: Read interrupt register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Interrupt Request Register         7       IRQ7 / IRQ15 Pending.         0: Yes.       1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.       1: No.         3       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.		•	
11: Set Special Mask Mode.           4         Reserved. Must be set to 0.           3         Reserved. Must be set to 1.           2         Poll Command.           0: Disable.         1: Enable.           1:0         Register Read Mode.           00: No operation.         0: Register Read Mode.           10: Register Read Mode.         0: No operation.           11: No operation.         11: Read interrupt request register on next read of Port 20h.           11: Read interrupt request register on next read of Port 20h.         11: Read interrupt request register on next read of Port 20h.           V/O Port 02// / 0A0h         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending.           0: Yes.           1: No.           6         IRQ6 / IRQ14 Pending.           0: Yes.           1: No.           4         IRQ6 / IRQ13 Pending.           0: Yes.           1: No.           4         IRQ6 / IRQ14 Pending.           0: Yes.           1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.			
4       Reserved. Must be set to 0.         3       Reserved. Must be set to 1.         2       Poil Command.         0. Disable.          1: Enable.          1: No.       Register Read Mode.         00: No operation.       01: No operation.         01: No operation.       01: No operation.         01: Read interrupt request register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.       11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register is set with bits [1:0] in a write to 020h.       11: Interrupt Request Register         7       IRQ7 / IRQ1 Fending.       0: Yes.         1: No.       1       IRQ6 / IRQ1 Pending.       0: Yes.         1: No.       1       IRQ6 / IRQ1 Pending.       0: Yes.         1: No.       1       IRQ2 / IRQ1 Pending.			
2         Poil Command.         0: Disable.           1: Enable.         1: Enable.           1:0         Register Read Mode.           00: No operation.         0: No operation.           10: Read interrupt request register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           VO Port 020h / 0A0h         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending.           0: Yes.           1: No.           6         IRQ6 / IRQ14 Pending.           0: Yes.           1: No.           5         IRQ5 / IRQ13 Pending.           0: Yes.           1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.           1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.           1: No.           2         IRQ2 / IRQ10 Pending.	4		
0: Disable.         1: Enable.           1:0         Register Read Mode.           0: No operation.         0: No operation.           01: No operation.         0: No operation.           1:1: Read interrupt register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.           INPOSED To Port 20h / 0A0h           Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending.           0: Yes.         1: No.           6         IRQ6 / IRQ14 Pending.           0: Yes.         1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.	3	Reserved. Must be set to 1.	
1: Enable.           1:0         Register Read Mode. 00: No operation. 01: No operation. 10: Read interrupt request register on next read of Port 20h. 11: Read interrupt service register on next read of Port 20h. 11: Read interrupt service register on next read of Port 20h.           V/O Port UDD // AOh         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending. 0: Yes. 1: No.           6         IRQ6 / IRQ14 Pending. 0: Yes. 1: No.           5         IRQ5 / IRQ13 Pending. 0: Yes. 1: No.           4         IRQ4 / IRQ12 Pending. 0: Yes. 1: No.           3         IRQ3 / IRQ11 Pending. 0: Yes. 1: No.           2         IRQ2 / IRQ10 Pending. 0: Yes. 1: No.           2         IRQ2 / IRQ10 Pending. 0: Yes. 1: No.	2	Poll Command.	
I:0         Register Read Mode.           00: No operation.         00: No operation.           10: Read interrupt request register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Read interrupt service register on next read of Port 20h.           11: Interrupt Request Register           7         IR07 / IR015 Pending.           0: Yes.         1: No.           5         IR05 / IR013 Pending.           0: Yes.         1: No.           4         IR04 / IR012 Pending.           0: Yes.         1: No.           3         IR02 / IR010 Pending.           0: Yes.         1: No.           2         IR02 / IR010 Pending.           0: Yes.         1: No.		0: Disable.	
00: No operation.       01: No operation.         11: Read interrupt register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         Interrupt Request Register         7       IR07 / IR015 Pending.         0: Yes.         1: No.         6       IR06 / IR013 Pending.         0: Yes.         1: No.         5       IR06 / IR013 Pending.         0: Yes.         1: No.         4       IR04 / IR012 Pending.         0: Yes.         1: No.         3       IR02 / IR010 Pending.         0: Yes.         1: No.         2       IR02 / IR010 Pending.         0: Yes.         1: No.		1: Enable.	
01: No operation.         10: Read interrupt request register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register is set with bits [1:0] in a write to 020h.         Interrupt Request Register         7       IRQ7 / IRQ15 Pending.         0: Yes.         1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.         1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.         1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	1:0	-	
10: Read interrupt request register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         11: Read interrupt service register on next read of Port 20h.         Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)         The function of this register is set with bits [1:0] in a write to 020h.         Interrupt Request Register         7       IRQ7 / IRQ15 Pending.         0: Yes.       1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.       1: No.         5       IRQ6 / IRQ13 Pending.         0: Yes.       1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.			
11: Read interrupt service register on next read of Port 20h.           Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending. 0: Yes. 1: No.           6         IRQ6 / IRQ14 Pending. 0: Yes. 1: No.         O: Yes. 1: No.           5         IRQ5 / IRQ13 Pending. 0: Yes. 1: No.         O: Yes. 1: No.           4         IRQ4 / IRQ12 Pending. 0: Yes. 1: No.         O: Yes. 1: No.           3         IRQ3 / IRQ11 Pending. 0: Yes. 1: No.         O: Yes. 1: No.           3         IRQ2 / IRQ11 Pending. 0: Yes. 1: No.         O: Yes. 1: No.           2         IRQ2 / IRQ10 Pending. 0: Yes. 1: No.         O: Yes. 1: No.			of Port 20h.
for OCW3 Commands (RO)           The function of this register is set with bits [1:0] in a write to 020h.           Interrupt Request Register           7         IRQ7 / IRQ15 Pending.           0: Yes.         1: No.           6         IRQ6 / IRQ14 Pending.           0: Yes.         1: No.           5         IRQ5 / IRQ13 Pending.           0: Yes.         1: No.           5         IRQ5 / IRQ13 Pending.           0: Yes.         1: No.           4         IRQ5 / IRQ12 Pending.           0: Yes.         1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.         1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.			
The function of this register is set with bits [1:0] in a write to 020h.         Interrupt Request Register         7       IRQ7 / IRQ15 Pending.         0: Yes.       1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.       1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.       1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.       1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.	I/O Port (		
Interrupt Reguest Register           7         IRQ7 / IRQ15 Pending.           0: Yes.         1: No.           6         IRQ6 / IRQ14 Pending.           0: Yes.         1: No.           5         IRQ5 / IRQ13 Pending.           0: Yes.         1: No.           5         IRQ5 / IRQ13 Pending.           0: Yes.         1: No.           4         IRQ4 / IRQ12 Pending.           0: Yes.         1: No.           3         IRQ3 / IRQ11 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.           2         IRQ2 / IRQ10 Pending.           0: Yes.         1: No.	<b>T</b> I- 6 (		. ,
7       IRQ7 / IRQ15 Pending.         0: Yes.       1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.       1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.       1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.			120n.
0: Yes.         1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.         1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.         1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	•		
1: No.         6       IRQ6 / IRQ14 Pending.         0: Yes.         1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.         1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	7	_	
6       IRQ6 / IRQ14 Pending.         0: Yes.       1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.       1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.         1: No.       1: No.			
0: Yes.         1: No.         5       IRQ5 / IRQ13 Pending.         0: Yes.         1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	6		
5       IRQ5 / IRQ13 Pending.         0: Yes.       1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.			
0: Yes.         1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.		1: No.	
1: No.         4       IRQ4 / IRQ12 Pending.         0: Yes.         1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	5	-	
4       IRQ4 / IRQ12 Pending.         0: Yes.       1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.       1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.       1: No.         1: No.       1: No.			
0: Yes. 1: No. 3 IRQ3 / IRQ11 Pending. 0: Yes. 1: No. 2 IRQ2 / IRQ10 Pending. 0: Yes. 1: No.	4		
1: No.         3       IRQ3 / IRQ11 Pending.         0: Yes.         1: No.         2       IRQ2 / IRQ10 Pending.         0: Yes.         1: No.	4	c	
0: Yes. 1: No. 2 IRQ2 / IRQ10 Pending. 0: Yes. 1: No.			
0: Yes. 1: No. 2 IRQ2 / IRQ10 Pending. 0: Yes. 1: No.	3	IRQ3 / IRQ11 Pending.	
2 IRQ2 / IRQ10 Pending. 0: Yes. 1: No.		_	
0: Yes. 1: No.			
1: No.	2	-	
		1. INO.	

# Table 6-46. Programmable Interrupt Controller Registers (Continued)

Bit	Description
1	IRQ1 / IRQ9 Pending.
	0: Yes.
	1: No.
0	IRQ0 / IRQ8 Pending.
	0: Yes.
	1: No.
Interrupt	Service Register
7	IRQ7 / IRQ15 In-Service.
	0: No.
	1: Yes.
6	IRQ6 / IRQ14 In-Service.
	0: No.
	1: Yes.
5	IRQ5 / IRQ13 In-Service.
	0: No.
	1: Yes.
4	IRQ4 / IRQ12 In-Service.
	0: No.
	1: Yes.
3	IRQ3 / IRQ11 In-Service.
	0: No.
	1: Yes.
2	IRQ2 / IRQ10 In-Service.
	0: No.
	1: Yes.
1	IRQ1 / IRQ9 In-Service.
	0: No.
	1: Yes.
0	IRQ0 / IRQ8 In-Service.
	0: No.
	1: Yes.

# Table 6-46. Programmable Interrupt Controller Registers (Continued)

Table 6-47.	Kevboard	Controller	Registers
		•••••••	

Bit	Description	
I/O Port 0	50h External Keyboard Controller Data Register (R/W)	
tures are e	<b>Controller Data Register.</b> All accesses to this port are passed to the ISA bus. If the fast keyber nabled through bit 7 of the ROM/AT Logic Control Register (F0 Index 52h[7]), the respective set A20M# signal or cause a warm CPU reset.	0
I/O Port 0	61h Port B Control Register (R/W)	Reset Value: 00x01100b
7	<ul> <li>PERR#/SERR# Status. (Read Only) Indicates if a PCI bus error (PERR#/SERR#) was asse SC1200/SC1201 processor.</li> <li>0: No.</li> <li>1: Yes.</li> <li>This bit can only be set if ERR_EN (bit 2) is set 0. This bit is set 0 after a write to ERR_EN w</li> </ul>	
6	<ul> <li>IOCHK# Status. (Read Only) Indicates if an I/O device is reporting an error to the SC1200/S</li> <li>0: No.</li> <li>1: Yes.</li> <li>This bit can only be set if IOCHK_EN (bit 3) is set 0. This bit is set 0 after a write to IOCHK_EN</li> </ul>	
5	PIT OUT2 State. (Read Only) This bit reflects the current status of the of the PIT Counter 2	(OUT2).
4	Toggle. (Read Only) This bit toggles on every falling edge of Counter 1 (OUT1).	
3	<ul> <li>IOCHK# Enable.</li> <li>0: Generates an NMI if IOCHK# is driven low by an I/O device to report an error. Note that N</li> <li>1: Ignores the IOCHK# input signal and does not generate NMI.</li> </ul>	IMI is under SMI control.
2	<ul><li>PERR/ SERR Enable. Generate an NMI if PERR#/SERR# is driven active to report an error.</li><li>0: Enable.</li><li>1: Disable.</li></ul>	
1	<ul> <li>PIT Counter2 (SPKR).</li> <li>0: Forces Counter 2 output (OUT2) to zero.</li> <li>1: Allows Counter 2 output (OUT2) to pass to the speaker.</li> </ul>	
0	PIT Counter2 Enable.         0: Sets GATE2 input low.         1: Sets GATE2 input high.	
I/O Port 0 Keyboard	External Keyboard Controller Mailbox Register (R/W) Controller Mailbox Register.	
features a port asser	<b>Controller Command Register.</b> All accesses to this port are passed to the ISA bus. If the fast e enabled through bit 7 of the ROM/AT Logic Control Register (F0 Index 52h[7]), the respective the A20M# signal or cause a warm CPU reset.	, .
I/O Port 0 Keyboard	66h External Keyboard Controller Mailbox Register (R/W) Controller Mailbox Register.	
I/O Port 0	Port A Control Register (R/W)	Reset Value: 02h
7:2	Reserved. Must be set to 0.	
1	<ul> <li>A20M# Assertion. Assert A20# (internally).</li> <li>0: Enable.</li> <li>1: Disable.</li> <li>This bit reflects A20# status and can be changed by keyboard command monitoring.</li> <li>An SMI event is generated when this bit is changed, if enabled by F0 index 53h[0]. The SMI s O Offset 00h/02h[7].</li> </ul>	tatus is reported in F1BAR0+
0	<ul> <li>Fast CPU Reset. WM_RST SMI is asserted to the BIOS.</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>This bit must be cleared before the generation of another reset.</li> </ul>	

# Table 6-48. Real-Time Clock Registers

Bit	Description		
I/O Port (	/O Port 070h RTC Address Register (WO)		
This regis	ter is shadowed within the Core Logic module and is read through the RTC Shadow Register (F0 Index BBh).		
7	NMI Mask.		
	0: Enable. 1: Mask.		
6:0	<b>RTC Register Index.</b> A write of this register sends the data out on the ISA bus and also causes RTCALE to be triggered. (RTCALE is an internal signal between the Core Logic module and the internal RTC controller.)		
I/O Port (	071h RTC Data Register (R/W)		
A read of	this register returns the value of the register indexed by the RTC Address Register.		
A write of	this register sets the value into the register indexed by the RTC Address Register		
I/O Port (	072h RTC Extended Address Register (WO)		
7	Reserved.		
6:0	6:0 <b>RTC Register Index.</b> A write of this register sends the data out on the ISA bus and also causes RTCALE to be triggered. (RTCALE is an internal signal between the Core Logic module and the internal RTC controller.)		
I/O Port (	I/O Port 073h RTC Data Register (R/W)		
AA read of	AA read of this register returns the value of the register indexed by the RTC Extended Address Register.		
A write of	this register sets the value into the register indexed by the RTC Extended Address Register		

## Table 6-49. Miscellaneous Registers

Bit	Description					
A write to	· ·	processor Error Register (W) I is asserted causes the Core Logic Module to	Reset Value: F0h assert internal IGNNE#. IGNNE#			
When the		condary IDE Registers (R/W) rrites to these registers cause the local IDE inte SA bus cycles.	erface signals to operate according to			
When the		rimary IDE Registers (R/W) rrites to these registers cause the local IDE inte SA bus cycles.	erface signals to operate according to			
	. If ICW1 - bit 3 in the PIC is set as level,	Edge/Level Select Register 1 (R/W) it overrides the setting for bits [7:3] in this regist figure a PCI interrupt mapped to IRQ[x] on the				
7		Selects PIC IRQ7 sensitivity configuration.				
6	<ul> <li>IRQ6 Edge or Level Sensitive Select. Selects PIC IRQ6 sensitivity configuration.</li> <li>0: Edge.</li> <li>1: Level.</li> </ul>					
5	<ul> <li>IRQ5 Edge or Level Sensitive Select. Selects PIC IRQ5 sensitivity configuration.</li> <li>0: Edge.</li> <li>1: Level.</li> </ul>					
4	<ul> <li>IRQ4 Edge or Level Sensitive Select. Selects PIC IRQ4 sensitivity configuration.</li> <li>0: Edge.</li> <li>1: Level.</li> </ul>					
3	IRQ3 Edge or Level Sensitive Select. S 0: Edge. 1: Level.	Selects PIC IRQ3 sensitivity configuration.				

Г

Т

# Table 6-49. Miscellaneous Registers (Continued)

Bit	Description					
2:0	Reserved. Must be set to 0.					
I/O Port 4	······································	et Value: 00h				
Notes:	1. If ICW1 - bit 3 in the PIC is set as level, it overrides the setting for bits 7:6 and 4:1 in this register.					
2	<ol> <li>Bits [7:6] and [4:1] in this register are used to configure a PCI interrupt mapped to IRQ[x] on the PIC as leve (shared).</li> </ol>	el-sensitive				
7	IRQ15 Edge or Level Sensitive Select. Selects PIC IRQ15 sensitivity configuration.					
	0: Edge. 1: Level.					
6	IRQ14 Edge or Level Sensitive Select. Selects PIC IRQ14 sensitivity configuration.					
	0: Edge. 1: Level.					
5	Reserved. Must be set to 0.					
4	IRQ12 Edge or Level Sensitive Select. Selects PIC IRQ12 sensitivity configuration.					
	0: Edge. 1: Level.					
3	IRQ11 Edge or Level Sensitive Select. Selects PIC IRQ11 sensitivity configuration.					
	0: Edge. 1: Level.					
2	IRQ10 Edge or Level Sensitive Select. Selects PIC IRQ10 sensitivity configuration.					
	0: Edge.					
	1: Level.					
1	IRQ9 Edge or Level Sensitive Select. Selects PIC IRQ9 sensitivity configuration.					
	0: Edge. 1: Level.					
0	Reserved. Must be set to 0.					

# Video Processor Module

The Video Processor module contains a high performance video back-end accelerator, a video/graphics Mixer/ Blender, a Video Input Port (VIP), a Video Output Port (VOP), and a TV encoder supporting three output choices: TV, CRT, or TFT. The back-end accelerator functions include horizontal and vertical scaling and filtering of the video stream. The Mixer/Blender function includes color space conversion, gamma correction, and mixing or alpha blending the video and graphics streams. The high performance TV encoder with horizontal scaling and flicker filter provides all the necessary data formatting and timing to create a quality TV output.

#### **General Features**

- Hardware video acceleration
- · Graphics/video overlay and blending
- TVOUT block integrated in the Video Processor for display interface to TV (NTSC/PAL)
- Integrated CRT and TV DACs and PLL
- Selection of interlaced and progressive video from the GX1 module and the Direct Video Port

#### Video Input Port (VIP) Interface

- CCIR-656 compatible
- Capture Video/VBI modes
- Direct Video/VBI modes

#### **Hardware Video Acceleration**

- Arbitrary X and Y interpolation using three line-buffers
- YUV-to-RGB color space conversion
- · Horizontal filtering and downscaling
- Supports 4:2:2, 4:2:0 YUV formats and RGB 5:6:5 format

#### **Graphics-Video Overlay and Blending**

- Overlay of video up to 16 bpp
- Supports chroma key and color key for both graphics and video streams
- Supports alpha-blending with up to three alpha windows that can overlap one another

- 8-Bit alpha values with automatic increment or decrement on each frame
- RGB to YUV color space conversion for graphics, in YUV blending mode (TVOUT display)
- Supports high quality video-blended images using special YUV interlaced alpha-mixing for TVOUT
- Optional Gamma Correction for video or graphics

#### Compatibility

- Supports Microsoft's DirectDraw/Direct Video and Display Control Interface (DCI) Version 2.0 for full motion playback acceleration
- Compliant with PC98 and PC99 V0.7
- Compatible with VESA, VGA, DPMS, and DDC2 standards for enhanced display control and power management

## TVOUT

- Supports graphics resolutions of 640x480 for NTSC, and 768x576 for PAL
- Three-line flicker filter
- Integrated TV encoder
- Scaling to convert to TV resolution
- Integrated 10-bit TV DACs
- SCART support
- Macrovision copy protection version 7.1.L1 (SC1201 only, see "Macrovision Product Notice" on page 441)
- Direct pass-through of VBI data or direct pass-through of active video data from VIP to the NTSC/PAL encoder

#### Integrated CRT and TV DACs and PLL

- Support up to 135 MHz (three 8-bit DACs)
- Integrated TV DACs (four 10-bit DACs)
   RS-343A/RS-170 compatible output
- PLL rate up to 135 MHz

#### **Display Modes**

- CRT modes:
  - 640x480x16 bpp at 60-85 Hz vertical refresh rates
  - 800x600x16 bpp at 60-85 Hz vertical refresh rates
  - 1024x768x16 bpp at 60-85 Hz vertical refresh rates
  - 1280x1024x8 bpp at 60-75 Hz vertical refresh rates
- TFT modes:
  - TFT on IDE: FPCLK max is 40 MHz
  - TFT on Parallel Port: FPCLK max is 80 MHz
  - 640x480x16 bpp at 60-85 Hz vertical refresh rates
  - 800x600x16 bpp at 60-85 Hz vertical refresh rates
  - 1024x768x16 bpp at 60-75 Hz vertical refresh rates
  - 1280x1024x8 bpp at 60 Hz vertical refresh rate
- TV modes:
  - NTSC: 720x480 and 640x480
  - PAL: 720x576 and 768x576
  - BGU481 package does not support simultaneous TV/CRT or TV/TFT operation

# 7.1 Module Architecture

Figure 7-1 shows a top-level block diagram of the Video Processor. For information about the relationship between the Video Processor and the other modules of the SC1200/SC1201 processor, see Section 2.2 on page 22. The Video Processor module includes the following functions:

- Video Input Port
  - CCIR-656 decoder
  - Capture Video/VBI modes
  - Direct Video/VBI modes
- Video Formatter
  - Asynchronous video interface
  - Horizontal/Vertical scalers
  - Filters
- Mixer/Blender
  - Overlay with color/chroma key
  - Gamma correction
  - Color space converters
  - Alpha blender
- TV Encoder
  - Horizontal scalers
  - Scan rate converter
  - Flicker filter
  - VESA Video Interface Port Rev. 1.1 Task B encoder
  - TV Timing Generator
  - TV encoder
- Outputs
  - TV interface with DACs
  - CRT interface with DACs
  - TFT interface
  - Video Output Port (VOP)
- Dot Clock PLL

The following subsections describe each block in detail.




Figure 7-1. Video Processor Block Diagram

## 7.2 Functional Description

To understand why the Video Processor functions as it does, it is first important to understand the difference between video and graphics. Video is pictures in motion, which usually starts out in an encoded format (i.e., MPEG2, AVI, MPEG4) or is a TV broadcast. These pictures or frames are generally dynamic and are drawn 24 to 30 frames per second. Conversely, graphic data is relatively static and is drawn - usually using hardware accelerators. Most IA devices need to support both video and graphics displayed at the same time. For some IA devices, such as set-top boxes, video is dominant. While for other devices, such as consumer access devices and thin clients, graphics is dominant. What this means for the Video Processor is that for video centric devices, graphics overlays the video; and for graphics centric devices, video overlays the graphics.

Video centric devices usually render video full frame. On a TV, the video image is larger than the screen and will actually spill outside or overscan the TV's viewable area by about 10%. This is done intentionally to eliminate any black border. Consequently graphic overlays, such as menus and control buttons, must account for overscan when displaying on a TV. Conversely, when the output device is a CRT monitor or a TFT panel there is no overscan so the graphic overlays do not have to deal with this issue. Common software drivers can easily support either type of display device.

Graphic centric devices render graphics full frame. Again, if the TV is the output device, overscan comes into play, but the graphic content cannot be allowed into the overscan area. Software drivers and/or applications must take that into account. The video overlay, when it is active, is usually rendered less than full frame. For some IA devices the video and graphics exchange dominance is applicationdependent. An example of this is an Internet enabled settop box where video is dominant during TV viewing and graphics is dominant during Web browsing.

#### Video Support

The SC1200/SC1201 processor gets video from two sources, either the VIP block or the GX1 module's video frame buffer. The VIP block supports the CCIR-656 data protocol. The CCIR-656 protocol supports TV data (NTSC or PAL) and defines the format for active video data and vertical blanking interval (VBI) data. Conforming CCIR-656 data matches exactly what is needed for a TV: full frame, interlaced, 27 MHz pixel clock, and 50 or 60 Hz refresh rate. Full frame pixel resolution and the refresh rate depends on the TV standard: NTSC, PAL, or SECAM.

If the VIP input data is full frame (conforming data) and the output is the TV interface, then the data can go directly from the VIP block to the Video Formatter. This is known as Direct Video mode. In this mode, the data never leaves the Video Processor module. If the output is to a CRT or TFT interface, or the VIP data is less than full frame (non conforming data), the VIP block will bus master the video data to the GX1 module's Video Frame Buffer. The GX1 module's List of the video data out of

ule's Display Controller then moves the video data out of the Video Frame Buffer and sends it to the Video Formatter. Using this method the temporal (refresh rate) and/or spatial (image less then full screen) differences between the VIP data and the output device are reconciled. This method is known as Capture Video mode. How each mode is setup and operates is explained further in Section 7.2.1 on page 315.

#### **VBI Support**

VBI (vertical blanking interval) data is placed in the video data stream during a portion of the vertical retrace period. The vertical retrace period physically consists of several horizontal lines (24 for NTSC and 25 for PAL systems) of non-active video. Data can be placed on some of these lines for other uses.

The active video and vertical retrace period horizontal lines are logically defined into 23 types: logical line 2 through logical line 24 (no logical line 1). Logical lines 2 through 23 occur during the vertical retrace period and logical line 24 represents all the active video lines. Logical lines 10 through 21 for NTSC and 6 through 23 for PAL are the nominal VBI lines. The rest of the logical lines, 2 through 9, 22, and 23 for NTSC and 2 through 6 for PAL occur during the vertical retrace period but do not normally carry user data. An example of VBI usage is Closed Captioning, which occupies VBI logical line 21 for NTSC. Figure 7-2 and Figure 7-3 on page 314 show the (relationship between the) physical scan lines and logical scan lines for the odd and even fields in the NTSC format.







Figure 7-2. NTSC 525 Lines, 60 Hz, Odd Field





#### 7.2.1 Video Input Port (VIP)

The VIP block is designed to interface the SC1200/SC1201 processor with external video processors (e.g., Philips PNX1300 or Sigma Designs EM8400) or external TV decoders (e.g., Philips SAA7114). It inputs CCIR-656 Video and raw VBI data sourced by those devices, decodes the data, and delivers the data directly to the Video Formatter (Direct Video/VBI modes) or to the GX1 module's Video Frame Buffer (Capture Video/VBI modes). Figure 7-4 shows a diagram of the VIP block.

From the VIP block's perspective, Direct Video/VBI modes are always on. There are no registers that enable/disable Direct Video/VBI modes. The data source selected at the video mux (F4BAR0+Memory Offset 400h[1:0]) and VBI mux (F4BAR0+Memory Offset 400h[2]) determine if the data from the VIP interface is moved directly or must be captured.

Three FIFOs in the VIP block support the efficient movement of Video and VBI data. For Capture Video/VBI modes, a 128-byte FIFO buffers both Video and raw VBI data processed by the CCIR-656 decoder. For Direct Video/VBI modes, there are two FIFOs that buffer the CCIR-656 decoder's data. A 2048-byte FIFO buffers Video data and a 128-byte FIFO buffers VBI data. The FIFOs are also used to provide clock domain changes. The VIP interface clock (nominally 27 MHz) is the input clock domain for all three FIFOs. For the Capture Video/VBI FIFO, the data is clocked out using the FPCI clock (33 or 66 MHz). For the Direct Video port clock (75, 116, or 133 MHz GX1 core clock divided by 2 or 4) and for the Direct VBI FIFO the data is clocked out with the GX1's pixel port clock (approximately 27 MHz only because VBI out is only supported for TVs).

Since the VIP block treats Video data and VBI data independently, this means that they can operate in Capture Video/VBI or Direct Video/VBI modes independent of each other, with some restrictions. Table 7-1 on page 316 shows the supported Direct/Capture configurations.




Figure 7-4. VIP Block Diagram

#### 7.2.1.1 Direct Video Mode

As stated previously, Direct Video mode is on by default so no registers need to be programmed to support this mode other than to select the direct video data at the video mux. The video mux control register is located at F4BAR0+Memory Offset 400h[1:0].

## GenLock

Because video input data from the VIP is sent directly, without significant buffering, field-to-field synchronization is required with the TV encoder, and frame-to-field synchronization is required with the GX1 module's graphics data. This synchronization is known as GenLock. The GenLock registers are located at F4BAR0+Memory Offset 420h and 424h.

The odd/even fields of the video input data must be synchronized with the odd/even fields produced by the TV encoder. This field-to-field synchronization is accomplished by setting the SG\_GENLOCK\_EN bit (F4BAR0+Memory Offset 420h[0]). Field-to-field synchronization is only required once.

The GenLock control hardware is used to synchronize the video input's field with the GX1 module's graphics frame. The graphics data is always sent full frame. For the Gen-Lock function to perform correctly, the GX1 module's Display Controller must be programmed to have a slightly faster frame time then the video input's field time. This is best accomplished by programming the GX1 module's Display Controller with a few less (three to five) horizontal lines then the VIP interface. GenLock is accomplished by stopping the clock driving the GX1 module's graphics frame

until the VIP vertical sync occurs (plus some additional delay, via F4BAR0+Memory Offset 424h).

The GenLock function provides a timeout feature (GENLOCK\_TOUT\_EN, F4BAR0+Memory Offset 420h[4]) in case the video port input clock stops due to a problem with incoming video.

## 7.2.1.2 Direct VBI Mode

Direct VBI mode operation is very similar to Direct Video mode and is also on by default. The VBI mux control is located at F4BAR0+Memory Offset 400h[2]. Specific VBI lines may be blocked or nulled before they are sent to the TV Encoder, (F4BAR2+Memory Offsets 18h and 1Ch). VBI GenLock is also required for Direct VBI mode to perform correctly. See Section 7.2.1.1 for a more detailed explanation on GenLock.

## 7.2.1.3 Capture Video Mode

Capture Video mode is a process for bus mastering Video data received from the VIP block to the GX1 module's Video Frame Buffer. The GX1 module's Display Controller then moves the data from the Video Frame Buffer to the Video Formatter. Usually Capture Video mode is used because the data coming in from the VIP block is interlaced and has a 30 Hz refresh rate (NTSC format) and the output device, CRT monitor or TFT panel, is progressive and has a 60 to 85 Hz refresh rate. The Capture Video mode process must convert the interlaced data to progressive data and change the frames per second. There are two methods to perform the interlaced to progressive conversion; Bob and Weave. Each method uses a different mechanism to up the refresh rate.

Video Mode	VBI Mode	Output Interface	Comments	
Direct	Direct	TV	Video data must be full frame. GX1 graphics/video frame buffers are not used.	
Direct	Capture	ΤV	Video data must be full frame. VBI data can be decoded, turned into graphic information and placed in the GX1 module's graphics frame buffer for display, or it can be manipulated and placed into the video frame buffer as modified VBI data.	
Capture	Direct	TV	Unsupported	
Capture	Capture	TV, CRT, TFT	The only mode available for CRT and TFT displays and only necessary for TV displays when video data is less then full frame. CRT and TFT displays do not allow for VBI at all. However, VBI data can be decoded, turned into graphic information and placed in the GX1 module's graphics frame buffer for display. Restriction: The GX1 module's video frame buffer cannot be used to send both	
			video and VBI data.	

 Table 7-1. Direct Mode and Capture Mode Configurations

The Bob method displays the odd frame followed by the even frame. If a full-scale image is displayed, each line in the odd and even field must be vertically doubled (see Section 7.2.2.5 "2-Tap Vertical and Horizontal Upscalers" on page 322) because each odd and each even field only contain one-half a frames worth of data. This means that the Bob method reduces the video image resolution, but has a higher effective refresh rate. If there is a change of refresh rate from the VIP block to the display device, then a field will sometimes be displayed twice. The advantage of this method is that the process is simple as only half the data is transmitted from the GX1 module's Video Frame Buffer to the Video Processor per a given amount of time, therefore reducing the memory bandwidth requirement. The disadvantage is that there are some observable visual effects due to the reduction in resolution.

Figure 7-5 is an example of how the Bob method is performed. The example assumes that the display device is a CRT at 85 Hz refresh and single buffering is used for the data. The example does not assume anything regarding scaling that may be performed in the Video Processor. The example is only presented to allow for a general understanding of how the SC1200/SC1201 processor's video support hardware works and not as an all-inclusive statement of operation.

The following procedure is an example of how to create a Bob method. This example assumes single buffering in the GX1 module's video frame buffer. The Video Processor registers that control the VIP bus master only need to be initialized.

## 1) Program the VIP bus master address registers.

Three registers control where the VIP video data is stored in the GX1 module's frame buffer:

32579B

- F4BAR2+Memory Offset 24h Video Data Even Base Address
- F4BAR2+Memory Offset 28h Video Data Pitch


The Video Data Even Base Address must be separated from the Video Data Odd Base Address by at least the field data size. The Video Data Pitch register must be programmed to 00000000h.


#### 2) Program other VIP bus master support registers.

In F4BAR2+Memory Offset 00h, make sure that the VIP FIFO bus request threshold is set to 32 bytes (bit 22 = 1) and that the Video Input Port mode is set to CCIR-656. An interrupt needs to be generated so that the GX1 module's video frame buffer pointer can flip to the field that has completed transfer to the video frame buffer. So in F4BAR2+Memory Offset 04h, enable the Field Interrupt bit. Auto-Flip is normally set to allow the CCIR-656 Decoder to identify which field is being processed. Capture video data needs to be enabled and Run Mode Capture is set to Start Capture at beginning of next field. Data is now being captured to the frame buffer.

## 3) Field Interrupt.

When the field interrupt occurs, the interrupt handler must program the GX1 module's video buffer start offset value (GX\_BASE+Memory Offset 8320h) with the address of the field that was just received from the VIP interface. This action will cause the display controller to ping-pong between the two fields. The new address will not take affect until the start of a new display controller frame. The field that was just received can be known by reading the Current Field bit at F4BAR2+Memory Offset 08h[24].





AMD Geode™ SC1200/SC1201 Processor Data Book

## Weave

The Weave method assembles the odd field and even field together to form the complete frame, and then renders the "weaved" frames to the display device. The Video data is converted from interlaced to progressive. Since both fields are rendered simultaneously, the GX1 module's video frame buffer must be at least double buffered. The Weave method has the advantage of not creating the temporal effects that Bob does. The disadvantage of Weave is twice as much data is transferred from the video frame buffer to the Video Processor; meaning that Weave uses more memory bandwidth.

Figure 7-6 on page 319 is an example of the Weave method in action. As in the Bob example (Figure 7-5), a CRT monitor at 85 Hz refresh is assumed. Double buffering of the incoming data is also assumed. The example does not assume anything about any scaling that may be done in the Video Processor. No attempt has been made to assure that this example is absolutely workable. The example is only presented to allow for a general understanding of how the SC1200/SC1201 processor's video support hardware works.

The following procedure is an example of how to create the Weave method. Since at least double buffering is required, more of the VIP's control registers are used for Weave than required for Bob during video runtime.

#### 1) Program the VIP bus master address registers.

Three registers control where the VIP video data is stored in the GX1 module's frame buffer:

- F4BAR2+Memory Offset 20h Video Data Odd Base Address
- F4BAR2+Memory Offset 24h Video Data Even Base Address
- F4BAR2+Memory Offset 28h Video Data Pitch


The Video Data Even Base Address must be separated from the Video Data Odd Base Address by one horizontal line. The Video Data Pitch register must be programmed to one horizontal line.

## 2) Program other VIP bus master support registers.

Ensure the VIP FIFO Bus Request Threshold is set to 32 bytes (F4BAR2+Memory Offset 00h[22] = 1) and the Video Input Port mode is set to CCIR-656 (F4BAR2+Memory Offset 00h[1:0] = 10). An interrupt needs to be generated so that the GX1 module's video frame buffer pointer can flip to the field that has completed transfer to the video frame buffer. So the Field Interrupt bit (F4BAR2+Memory Offset 04h[16] = 1). must be enabled. Auto-Flip is normally set (F4BAR2+Memory Offset 04h[10] = 0) to allow the CCIR-656 decoder to identify which field is being processed. Capture video data needs to be enabled (F4BAR2+Memory Offset 04h[10] = 1) and Run Mode Capture is set to Start Capture (F4BAR2+Memory Offset 04h[1:0] = 11) at beginning of next field. Data is now being captured to the frame buffer.

## 3) Field Interrupt.

When the field interrupt occurs on the completion of an odd field, the interrupt must program the Video Data Odd Base Address with the other buffer's address. The odd field will ping-pong between the two buffers. When the interrupt is due to the completion of an even field, the interrupt handler must program the GX1 module's video buffer start offset value (GX\_BASE+Memory Offset 8320h) with the address of the frame (both odd and even fields) that was just received from the VIP block. This new address will not take affect until the start of a new frame. It must also program the Video Data Even Base Address with the other buffer so that the even field will ping-pong just like the odd field. The field just received can be known by reading the Current Field bit (F4BAR2+Memory Offset 08h[24]).



Ping-pongs between the two buffers during runtime

Figure 7-6. Capture Video Mode Weave Example Using Two Video Frame Buffers

#### 7.2.1.4 Capture VBI Mode

There are three types of VBI data defined by the CCIR-656 protocol: Task A data, Task B data, and Ancillary data. The VIP block supports the capture for each data type. Generally Task A data is the data type captured. Just as in Capture Video mode, there are three registers that tell the bus master where to put the raw VBI data in the GX1 module's frame buffer. Once the raw VBI data has been captured, the data can be manipulated or decoded. The VIP block has two options of what to do with the altered VBI data. These options are independent functions so both options can be done simultaneously.

- The data can be used by an application. An example of this would be an Internet address that is encoded on one or more of the VBI lines, or have an application decode the Closed Captioning information put in the graphics frame buffer.
- 2) The altered VBI data can be sent to the TVOUT block of the Video Processor via the video frame buffer or graphics frame buffer. See VIP block diagram (Figure 7-4 on page 315). The Closed Captioning data could be altered and then sent out this way. One reason to capture the Closed Captioning data would be to do a language conversion. If the VIP block is in Capture Video mode then this option is not possible because the video frame buffer can be used for sending video or VBI, but not simultaneously.

The registers, F4BAR2+Memory Offset 40h, 44h, and 48h, tell the bus master the destination addresses for the VBI data in the GX1 module's frame buffer. Five bits (F4BAR2+Memory Offset 00h[21:17]) are used to tell the bus master the data types to store. Capture VBI mode needs to be enabled at F4BAR2+Memory Offset 04h[9,1:0]. The Field Interrupt bit (F4BAR2+Memory Offset 04h[16]) should be used by the software driver to know when the captured VBI data has been completed for a field.

32579B

#### 7.2.2 Video Block

The Video block receives video data from the VIP block or the GX1 module's video frame buffer. The video data is formatted and scaled and then sent to the Mixer/Blender. The video data also changes clock domains while in the Video block. It is clocked in with the GX1 module's video clock and it is clocked out with the GX1 module's graphics clock. A diagram of the Video block is shown in Figure 7-7.

#### 7.2.2.1 Video Input Formatter

The Video Input Formatter accepts video data 8 bits at a time in YUV 4:2:2, YUV 4:2:0, or RGB 6:5:6 format. The GX1 module's video clock is the source clock. The data can be interlaced or progressive. When the data comes directly from the VIP block it is usually interlaced. The video format is configured via the EN\_42X bit (F4BAR0+Memory Offset 00h[28] and the GV\_SEL bit (F4BAR0+Memory Offset 4Ch[13]). The byte order for each format is configured in the VID\_FMT bits (F4BAR0+Offset 00h[3:2]).

**RGB 5:6:5** – For this format each pixel is described as a 16-bit value:

Bits [15:11] = Red Bits [10:5] = Green Bits [4:0] = Blue

**YUV 4:2:0** – This format is not supported by the GX1 module. The Horizontal Downscaler in the Video block cannot be used if the video data is in this format. In this format, 4 bytes of data are used to describe two pixels. The 4 bytes contain two Y values one for each pixel; one U and one V for both pixels. For each horizontal line, all the Y values are received first. The U values are received next and the V values are received last. For example for a horizontal line that has 720 pixels, there are 720 bytes of Y, followed by 360 bytes of U, followed by 360 bytes of V.

**YUV 4:2:2** – In this format each DWORD in the horizontal line represent two pixels. There are two Y values and one each U and V in a DWORD. Just as in the YUV 4:2:0 format, each U and V value describes the two pixels.




Figure 7-7. Video Block Diagram

#### 7.2.2.2 Horizontal Downscaler with 4-Tap Filtering

The Video Processor implements up to 8:1 horizontal downscaling with 4-tap filtering for horizontal interpolation. Filtering is performed on video data input to the Video Processor. This data is fed to the filter and then to the downscaler. There is a bypass path for both filtering and downscaling logic. If this bypass is enabled, video data is written directly into the line buffers. (See Figure 7-8.)

#### Filtering

There are four 4-bit coefficients which can have programmed values of 0 to 15. The filter coefficients can be programmed via the Video Downscaler Coefficient register (F4BAR0+Memory Offset 40h) to increase picture quality.

#### **Horizontal Downscaler**

The Video Processor supports horizontal downscaling. The downscaler can be implemented in the Video Processor to shrink the video window by a factor of up to 8:1, in 1-pixel increments. The downscaler factor (m) is programmed in the Video Downscaler Control register (F4BAR0+Memory Offset 3Ch[4:1]). If bit 0 of this register is set to 0, the downscaler logic is bypassed.

The horizontal downscaler supports downscaling of video data input format YUV 4:2:2 only.

The downscaler supports up to 29 downscaler factors. There are two types of factors:

- Type A is (1/m+1). One pixel is retained, and m pixels are dropped. This enables downscaling factors of 1/16, 1/15, 1/14, 1/13, 1/12, 1/11, 1/10, 1/9,1/8, 1/7, 1/6, 1/5, 1/4, 1/3, and 1/2.
- Type B is (m/m+1). m pixels are retained, and one pixel is dropped. This enables downscaling factors of 2/3, 3/4, 4/5, 5/6, 6/7, 7/8, 8/9, 9/10, 10/11, 11/12, 12/13, 13/14, 14/15, and 15/16.

Bit 6 of the Video Downscaler Control register (F4BAR0+Memory Offset 3Ch) selects the type of down-scaling factor to be used.

Note: There is no vertical downscaling in the Video Processor.

## **Maintaining Aspect Ratio**

The main purpose of the horizontal downscaler is to maintain the aspect ratio of graphics data displayed on a TV, which was originally generated for CRT display.

NTSC has an aspect ratio that is slightly different than a CRT. When graphics is generated for a CRT and is displayed on a TV, the resulting TV image is narrowed. To correct the aspect ratio, graphics data should be generated in 640x480 resolution. The full screen video is in 720x480 resolution. The 4-tap horizontal downscaler must be enabled to bring the video data down to the same resolution as the graphics data to allow for proper mixing/blend-ing. In the TVOUT block (see Section 7.2.4 on page 329) there is a horizontal upscaler/downscaler which is used to bring the mixed/blended data back up to the required 720x480 resolution for TV. This process stretches the graphics data horizontally and corrects the aspect ratio.

PAL also has an aspect ratio different than a CRT. But instead of the graphics being narrowed, it is stretched. To correct this aspect ratio error the graphics data should be generated in 768x576 resolution. The full screen video resolution is 720x576 and it must be scaled up using the horizontal upscaler (see Section 7.2.2.5) to 768x576. In the TVOUT block the horizontal upscaler/downscaler is used to downscale the mixed/blended data to the required 720x576 resolution. This process narrows the graphics data horizontally and corrects the aspect ratio.

For both NTSC and PAL, using the two scalers reduces the quality of the video. Graphics data aspect ratio correction should only be done when the graphics data (such as internet content) is generated expecting a CRT display's aspect ratio. When graphics data is the only content viewed, this 4-tap horizontal downscaler is not used but the TVOUT block's horizontal upscaler should still be used for graphics data aspect ratio correction.




Figure 7-8. Horizontal Downscaler Block Diagram

#### 7.2.2.3 Line Buffers

After the data has been optionally horizontally downscaled the video data is stored in a 3-line buffer. Each line is 360 DWORDs, which means a line width of up to 720 pixels can be stored. This buffer supports two functions. First, the clock domain of the video data changes from the GX1 module's video clock to the GX1 module's graphics clock. This clock domain change is required because the video data and graphics data can only be mixed/blended in the same clock domain. The second function the line buffer performs is to provide the necessary look ahead and look behind data in the vertical direction for the vertical upscaler. There is no direct program control of the line buffer.

#### 7.2.2.4 Formatter

Video data in YUV 4:2:2 or YUV 4:2:0 format is converted to YUV 4:4:4 format. RGB data is not translated. There is no direct program control of the Formatter.

## 7.2.2.5 2-Tap Vertical and Horizontal Upscalers

After the video data has been buffered, the upscaling algorithm can be applied. The Video Processor employs a Digital Differential Analyzer-style (DDA) algorithm for both horizontal and vertical upscaling. The scaling parameters are programmed via the Video Upscale register (F4BAR0+Memory Offset 10h). The scalers support up to 8x factors for both horizontal and vertical scaling. The scaled video pixel stream is then passed through bi-linear interpolating filters (2-tap, 8-phase) to smooth the output video, significantly enhancing the quality of the displayed image.

The X and Y Upscaler uses the DDA and linear interpolating filter to calculate (via interpolation) the values of the pixels to be generated. The interpolation formula uses  $A_{i,j}$ ,  $A_{i,j+1}$ ,  $A_{i+1,j}$ , and  $A_{i+1,j+1}$  values to calculate the value of intermediate points. The actual location of calculated points is determined by the DDA algorithm.

The location of each intermediate point is one of eight phases between the original pixels (see Figure 7-9).




Figure 7-9. Linear Interpolation Calculation

## 7.2.3 Mixer/Blender Block

The Mixer/Blender block of the Video Processor module performs all the necessary functions to properly mix/blend the video data and the graphics data. These functions include Color Space Conversion (CSC), optional Gamma correction, color/chroma key, and the mixing/blending logic. See Figure 7-10 for block diagram of the Mixer/Blender Block.

Video/Graphics mixing/blending can be performed in either the YUV or RGB format. The YUV to RGB CSC (see Section 7.2.3.1) is used on the video data when RGB mixing/ blending is desired and the RGB to YUV CSC is used on the graphics data when YUV blending is desired. If Gamma Correction (see Section 7.2.3.2) on the video data is desired, it must be done in the color space of the input video data, which can be either YUV or RGB. If Gamma Correction on the graphics data is desired, it must be done in the color space of the input graphics data, which is RGB.




Figure 7-10. Mixer/Blender Block Diagram

The video data can be in progressive or interlaced format, while the graphics data is always in the progressive format. The Mixer/Blender can mix/blend either format of video data with graphics data. F4BAR0+Memory Offset 4Ch[9] programs the mix/blend format. Considering the color space and the data format, the Mixer/Blender supports five

types of mixing/blending. Some of the mixing/blending types have additional programming considerations to enable them to work optimally. The valid mixing/blending configurations are listed in see Table 7-2 along with any additional programming requirements.

Mixing/Blending <sup>1</sup> (Bit) F		Flicker Filter <sup>2</sup> (Bit)					
13	11	10	9	30	29	Mode	Comment
0	0	1	0	0	0	Input: YUV Progressive Video Mixing: RGB Flicker Filter: ¼, ½, ¼	<ul> <li>TV Display – Supported but not recommended.         <ul> <li>Two color space conversions are required.</li> <li>Non-optimal operation of the flicker filter.</li> </ul> </li> <li>CRT/TFT Display.         <ul> <li>Produces highest quality RGB output (see Section 7.2.1.3 "Capture Video Mode", Weave subsection on page 318).</li> </ul> </li> <li>CRT/TFT and TV Display.         <ul> <li>Can be used to support simultaneous operation.</li> </ul> </li> </ul>
1	0	0	0	0	0	Input: RGB Progressive Video Mixing: RGB Flicker Filter: ¼, ½, ¼	<ul> <li>TV Display – Supported but not recommended. — Non-optimal operation of the flicker filter.</li> <li>CRT/TFT Display. — Produces highest quality RGB output (see Section 7.2.1.3 "Capture Video Mode", Weave subsection on page 318).</li> <li>CRT/TFT and TV Display. — Can be used to support simultaneous operation.</li> </ul>
0	1	0	1	0	1	Input: YUV Interlaced Video Mixing: YUV Flicker Filter: ½, 1, ½	<ul> <li>TV Display – Supported and recommended.</li> <li>Produces the highest quality TV output.</li> <li>No video data color space conversions are required</li> <li>Optimally uses the flicker filter.</li> <li>CRT/TFT Display - Not supported.</li> </ul>
0	1	0	0	0	0	Input: YUV Progressive Video Mixing: YUV Flicker Filter: 1/4, 1/2, 1/4	<ul> <li>TV Display – Supported but not recommended.</li> <li>— Non-optimal operation of the filter flicker</li> <li>CRT/TFT Display - Not supported.</li> </ul>
0	0	1	0	0	0	Input: YUV Interlaced Video upscaled by 2 Mixing: RGB Flicker Filter: ¼, ½, ¼	<ul> <li>Typically Direct Video mode.</li> <li>TV Display – Supported but not recommended.         <ul> <li>Two color space conversions are required.</li> <li>Non-optimal operation of the filter flicker</li> </ul> </li> <li>CRT/TFT Display.         <ul> <li>Must be vertically upscaled by a factor of 2 (see Section 7.2.2.5 "2-Tap Vertical and Horizontal Upscalers" on page 322).</li> </ul> </li> <li>CRT/TFT and TV Display.         <ul> <li>Can be used to support simultaneous operation.</li> </ul> </li> </ul>

Table 7-2.	Valid	<b>Mixing/Blending</b>	Configurations
------------	-------	------------------------	----------------

1. F4BAR0+Memory Offset 4Ch[13, 11:9].

F4BAR0+Memory Offset 814h[30:29]. 2.

#### 7.2.3.1 YUV to RGB CSC in Video Data Path

If the video data is in the YUV color space and RGB mixing/blending is desired, this CSC must be enabled. The CSC\_FOR\_VIDEO bit, F4BAR0+Memory Offset 4Ch[10], controls this CSC.

YUV video data is passed through this CSC to obtain 24-bit RGB data using the following CCIR-601-1 recommended formula:

- R = 1.1640625(Y 16) + 1.59375(V 128)
- G = 1.1640625(Y 16) 0.8125(V 128) 0.390625(U 128)
- B = 1.1640625(Y 16) + 2.015625(U 128)

The CSC clamps inputs to prevent them from exceeding acceptable limits.

#### 7.2.3.2 Gamma Correction

Either the video or graphics data can be routed through an integrated palette RAM for Gamma correction. There are three 256-byte RAMs, one for each color component value. Gamma correction supported in the YUV or RGB color space for the video data and RGB color space for the graphics data. Gamma correction is accomplished by treating each color component as an address into each RAM. The output of the RAM is the new color. A simple RGB Gamma correction example is to increase each color component by one. The address 00h in the RAMs would contain the data 01h. The address 01h would contain the data 02h and so on. This would have the effect of increasing each original Red, Green, and Blue value by one.

 G\_V\_GAMMA, F4BAR0+Memory Offset 04h[21] selects which data path (video or graphics) to send to the Gamma correction block. GAMMA\_EN, F4BAR0+Memory Offset 28h[0] enables the Gamma correction function. To load the Gamma correction palette RAM, use F4BAR0+Memory Offset 1Ch and 20h.

#### 7.2.3.3 RGB to YUV CSC

The RGB to YUV CSC serves two options: YUV blending (TV output mode only) and RGB blending (TV, CRT, and TFT output modes). Through several multiplexers, this CSC is used to convert the graphics data from RGB to YUV for YUV blending (CSC\_FOR\_GFX = 1, F4BAR0+Memory Offset 4Ch[11]). When RGB blending is enabled (CSC\_FOR\_GFX = 0), the CSC is used post blending to convert the mixed/blended data from RGB to YUV for the TVOUT block.

RGB graphics data or mixed/blended graphics/video data is passed through this CSC to obtain 24-bit YUV data using the following CCIR-601-1 recommended formula:

- Y = 0.257R + 0.504G + 0.098B + 16
- U = -0.148R 0.291G + 0.439B + 128
- V = 0.439R 0.368G 0.071B + 128

The CSC clamps inputs to prevent them from exceeding acceptable limits.

#### 7.2.3.4 1/2 Y Flicker Filter

See Section 7.2.4.1 "Flicker Filter and Scan Rate Conversion" on page 329 for details regarding the flicker filter.

#### 7.2.3.5 Color/Chroma Key

A color/chroma key mechanism is used to support the Mixer/Blender logic. There are two keys: key1 is for the cursor and key2 is for graphics or video data. Key1, the cursor key, is always a color key. The cursor color key registers are located at, F4BAR0+Memory Offset 50h-5CF. How the cursor key mechanism works with the Mixer/Blender is explained in Section 7.2.3.6. COLOR\_CHROMA\_KEY (F4BAR0+Memory Offset 04h[20]) determines whether key2 is a color key or a chroma key. The Video Color Key Register (F4BAR0+Memory Offset 14h) stores the key. Color keying is used when video is overlaid on the graphics (GFX INS VIDEO, F4BAR0+Memory Offset 4Ch[8] = 0). Chroma keying is used when graphics is overlaid on the video (GFX\_INS\_VIDEO = 1). How the color/chroma key mechanism works with the Mixer/Blender is explained in Section 7.2.3.6.

#### 7.2.3.6 Color/Chroma Key and Mixer/Blender

The Mixer/Blender takes each pixel of the graphics and video data streams and mixes or blends them together. Mixing is simply choosing the graphics pixel or the video pixel. Blending takes a percentage of a graphics pixel (Alpha\_value \* Graphics\_pixel\_value) and percentage of the video pixel (1 - Alpha\_Value \* Video\_pixel\_value) and adds them together. The percentages of each add up to 100%. The actual formula is:

 Blended Pixel = (Alpha\_value \* Graphics\_pixel\_value) / 256 + ((256 – Alpha\_value) \* Video\_pixel\_value) / 256

Where: Alpha\_value = 0 to 255

Mixing and blending are supported simultaneously for every rendered frame, however, each pixel can only be mixed or blended. The mix or blend question is decided by the pixel position, whether video is overlaid on the graphics or visa versa (GFX\_INS\_VIDEO, F4BAR0+Memory Offset 4Ch[8]), and several programmed "windows". Figure 7-11illustrates and example frame.

#### **Graphics Window**

The graphics window is defined in the GX1 module's display controller and is always the full screen resolution.

#### **Video Window**

The video window tells the Mixer/Blender where the video window is and its size. If Direct Video mode is enabled (see Section 7.2.1.1 "Direct Video Mode" on page 316), the video window must be defined as full screen (720x480 for NTSC, 720x576 for PAL). Vertical scaling is not allowed. Horizontal scaling is allowed. If the video source is from the GX1 module's video frame buffer (which includes Capture Video mode, see Section 7.2.1.3 "Capture Video Mode" on page 316) then the video data can be scaled both horizontally and vertically. The video data size, scaled or unscaled, must equal the video window size. The Video X Position (horizontal) and Video Y Position (vertical) registers (F4BAR0+Memory Offset 08h and 0Ch) define the video window.

#### **Cursor Window**

The cursor window can be managed two ways: with the GX1 module's hardware cursor or a software cursor. When using the hardware cursor, the displayed colors of the hardware cursor must be the cursor color keys (see Section 5.5.3 "Hardware Cursor" in the *AMD Geode<sup>TM</sup> GX1 Processor Data Book*). When the software cursor is used, the cursor size and position are not defined using registers. The cursor size, position, and image are determined through the use of the cursor color key colors in the graphics frame buffer. When the cursor is described in this manner, the cursor can be of any size and shape.

#### **Alpha Windows**

Up to three alpha windows can be defined. They are used only for blending. They can be of any size up to the graphics window size and they may overlap. To support overlapping of the alpha windows they can be prioritized as to which one is on top (F4BAR0+Memory Offset 4Ch[20:16]). The alpha windows are programmed at F4BAR0+Memory Offset 60h-88h.




Figure 7-11. Graphics/Video Frame with Alpha Windows

#### **Mixing/Blending Operation**


Table 7-3 on page 327 shows the truth table used to create the flow diagram, Figure 7-12 on page 328, that the Mixer/ Blender logic uses to determine each pixels disposition.

COLOR_ CHROMA_SEL <sup>1</sup>	Windows	Configuration <sup>2</sup>	Graphics Data Match Cursor Color Key	Graphics Data Match Normal Color Key	Video Data Match Normal Color Key	Mixer Output
x	х	x	Yes	x	x	Cursor Color
x	Not in Video Window	x	No	x	x	Graphics Data
Graphics Color	Not in an Alpha	GFX_INS_VIDEO = 0	No	Yes	х	Video Data
Key	Window		No	No	х	Graphics Data
(COLOR_		GFX_INS_VIDEO = 1	No	x	х	Video Data
CHROMA_SEL = 0)	Inside Alpha Window x	ALPHAx_COLOR_REG_EN = 1	No	Yes	х	Color from Color Register
		ALPHAx_COLOR_REG_EN = 0	No	Yes	x	Video Data
		x	No	No	x	Alpha-blended Data
Video Chroma	Not in an Alpha	GFX_INS_VIDEO = 0	No	х	Yes	Graphics Data
Key	Window		No	x	No	Video Data
(COLOR_		GFX_INS_VIDEO = 1	No	x	х	Graphics Data
CHROMA_SEL = 1)	Inside Alpha Window x	ALPHAx_COLOR_REG_EN = 1	No	x	Yes	Color from Color Register
		ALPHAx_COLOR_REG_EN = 0	No	х	Yes	Graphics Data
		x	No	x	No	Alpha-blended Data

Table 7-3.	Truth	Table for	Alpha	Blending
------------	-------	-----------	-------	----------


1. COLOR\_CHROMA\_SEL: F4BAR0+Memory Offset 04h[20].

GFX\_INS\_VIDEO: F4BAR0+Memory Offset 4Ch[8].
 ALPHAx\_COLOR\_REG\_EN: F4BAR0+Memory Offsets 68h[24], 78h[24], and 88h[24].



#### Notes:

- 1) Alpha window should not be placed outside of the video window.
- 2) "Graphics inside Video" is enabled via bit GFX\_INS\_VIDEO in the Video De-interlacing and Alpha Control register (F4BAR0+Memory Offset 4Ch[8]).
- 3) The "Pixel Value" refers to either the Video value or the Graphics value, depending on the setting of bit COLOR\_CHROMA\_SEL in the Display Configuration register (F4BAR0+Memory Offset 04h[20]).



#### 7.2.4 TVOUT Block

The TVOUT block provides a full-featured TV output signal. NTSC TV and PAL TV formats are both supported. A YUV progressive scan image is delivered to the TVOUT block from the Mixer/Blender block. Integrated horizontal scaling, flicker filtering, scan rate conversion, and TV encoder produce a high quality TV output. See TVOUT block diagram, Figure 7-13.

#### 7.2.4.1 Flicker Filter and Scan Rate Conversion

The flicker filter uses a 3-line moving window buffer, and has fixed coefficients. The maximum line width is 768 pixels. F4BAR0+Memory Offset 814h[30:29] enables the flicker filter's two operating modes: Flicker filter interlaced video data and flicker filter progressive video data.

## Flicker Filter, Interlaced Video and YUV Mixing/Blending Mode

This is the recommended mode. With this mode only the graphics data is flicker filtered. Interlaced video and YUV blending must be the Mixer/Blender block's mode (see Section 7.2.3 "Mixer/Blender Block" on page 323). In this mode, the Mixer/Blender block supports the flicker filter process (see Figure 7-10 on page 323). Then the mixed/ blended data is flicker filtered using the formula shown in Table 7-4. Using the  $\frac{1}{2}$ , 1,  $\frac{1}{2}$  coefficients the graphics data is pre-divided by 2 in the Mixer/Blender block. The video data stream is null. Therefore when the coefficients are applied to the mixed data, the graphics data is modified and the video data is not.




Figure 7-13. TVOUT Block Diagram

Table 7-4. Flicker Filter Operation
-------------------------------------

Mixer/Blender Block	Flicker Filter ½, 1, ½ Coefficients			
1/2 Y Flicker Filter - Graphics Pixel	Graphics Pixel	Video Pixel		
Graphics $Y(n-1) * \frac{1}{2} = \frac{1}{2} GY(n-1)$ Graphics $Y(n) * \frac{1}{2} = \frac{1}{2} GY(n)$ Graphics $Y(n+1) * \frac{1}{2} = \frac{1}{2} GY(n+1)$	$\begin{array}{rrrr} \frac{1}{2} & GY & ^{*} \frac{1}{2} = & \frac{1}{4} & GY(n-1) \\ \frac{1}{2} & GY & ^{*} 1 = & \frac{1}{2} & GY(n) \\ \frac{1}{2} & GY & ^{*} \frac{1}{2} = & \frac{1}{4} & GY(n+1) \end{array}$	Video Y (m-1) Null * ½ = 0 Video Y (m) * 1= VY(m) Null * ½ = 0 Video Y (m+1)		
	1 GY pixel	1 VY pixel		

# Flicker Filter, Progressive Video and YUV or RGB Mixing/Blending

If RGB mixing/blending is enabled, then the flicker filter's  $\frac{1}{2}$ , 1,  $\frac{1}{2}$  coefficients in the Mixer/Blender block can not be used. If progressive video is mixed/blended the  $\frac{1}{2}$ , 1,  $\frac{1}{2}$  coefficients can not be used because the video will be distorted. Therefore the  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{1}{4}$  coefficients must be used. This setting of the flicker filter effects both the video and the graphics data. This setting is not a recommended setting but it is the only choice, other than disabling the flicker filter, if simultaneous TV and CRT/TFT output is desired.

## Flicker Filter, Interlaced Video and RGB Mixing/Blending

Flicker filter should not be enabled. Neither flicker filter choice results in an acceptable image.

#### **Scan Rate Conversion**

After the flicker filter, the image is scan rate converted from progressive to interlace. This is the scan protocol needed for TV. The image also crosses a clock domain. Up to this point the image has been in the GX1 module's graphics clock domain. With the line buffer it moves into the TVOUT block's timing generator clock domain.

#### 7.2.4.2 Pre-Encoder Horizontal Scaler

The image can now be upscaled or downscaled horizontally. F4FAR0+Memory Offset 810h[30:24] and F4FAR0+Memory Offset 814h[10] controls the pre-encoder horizontal scaler.

#### 7.2.4.3 Video Output Port (VOP)

The image is VESA Video Interface Port Rev. 1.1 Task B encoded and sent to the VOP interface. The encoded data only contains active video. It does not contain an ancillary data block, sliced VBI data, or audio data. The VOP interface is enabled through the pin multiplexing registers of the General Configuration Block (see Section 4.2 "Pin Multiplexing, Interrupt Selection, and Base Address Registers" on page 72).

#### 7.2.4.4 TV Encoder Timing Generator

The timing generator generates all the necessary clocks to properly drive an NTSC TV or PAL TV and the Video Output Port.

#### 7.2.4.5 TV Encoder

This block creates the TV signals. Both NTSC and PAL encodings are supported. F4FAR0+Memory Offset C00h-C14h program the TV encoder.

Closed captioning information can be output to the TV under direct program control. F4FAR0+Memory Offset 818h-828h stores, controls, and positions the closed captioning information.

#### 7.2.5 VESA DDSC2B and DPMS Support

The Video Processor supports VESA, DDSC2B, and DPMS standards for enhanced monitor communications and power management support. This support is provided via signals DDC\_SCL (muxed with IDE\_DATA10) and DDC\_SDA (muxed with IDE\_DATA9). F4BAR0+Memory Offset 04h[24, 23, 22] controls the interface.

## 7.2.6 Integrated DACs

The Video Processor uses a Digital to Analog Converter (DAC) for CRT and TV.

To interface directly with the CRT display, the Video Processor incorporates triple 8-bit video DACs. The integrated DACs drive the RED, GREEN and BLUE inputs of the CRT. Each integrated DAC is an 8-bit current output type which can run at a clock rate of up to 135 MHz. The integrated DAC can generate voltage levels from 0 to 1.0V, when driving 75  $\Omega$  double-terminated loads.

Differential and integral linearity errors, over full temperature and voltage ranges, are less than one LSB.

The peak white voltage (V\_{FR} - full range output voltage), generated at the DAC, is defined according to the following formula:

$$V_{FR} = 3.35(V_{REF} / R_{SET}) \times 75$$

where:

 $V_{\text{REF}}$  is the voltage at VREF (either internal bandgap reference, or externally connected voltage reference).

 $R_{SET}$  is the value of resistance between SETRES and AV<sub>SS</sub> (typically 470  $\Omega$ ).




Figure 7-14. DAC Voltage Levels

AMDZ

The TV interface consists of a set of four DACs.

- Normally, two DACs drive the composite TV output, and two other DACs drive S-Video TV output.
- In SCART mode, three DACS drive TVR, TVG, and TVB signals, and the fourth DAC drives the composite signal.

Each TV DAC has a resolution of 10-bits, and is capable of running at a clock rate of up to 30 MHz. These DACs can generate voltage levels from 0 to 1.3V, when driving  $75\Omega$  double terminated loads.

#### 7.2.7 TFT Interface

The TFT interface can be programmed to one of two sets of balls: IDE balls or Parallel Port balls. PMR[23] of the General Configuration registers program where the TFT interface exists (see Table 4-2 on page 72).

**Note:** If the TFT interface is on the IDE balls, the maximum FPCLK supported is 40 MHz. If the TFT interface is on the Parallel Port balls the maximum FPCLK supported is 80 MHz.

Support for a TFT panel requires power sequencing and an 18-bit (6-bit RGB), digital output. The relevant digital output signals are available from the SC1200/SC1201 processor.

TFT output signals are:

- TFTD[5:0] for blue signals
- TFTD[11:6] for green signals
- TFTD[17:12] for red signals
- HSYNC and VSYNC sync signals
- TFTDCK data clock signal.
- TFTDE data enable signal.
- FP\_VDD\_ON power control signal

#### **Power Sequence**

Power sequence is used to control assertion of FP\_VDD\_ON and TFTD signals.

All bits related to power sequence configuration are located in the Display Configuration register (F4BAR0+Memory Offset 04h).

After enabling CRT\_EN (bit 0), and FP\_PWR\_EN (bit 6), the state machine waits until the next VSYNC to switch on the FP\_VDD\_ON signal. The state machine then asserts the TFTD[17:0] signals after the delay programmed via PWR\_SEQ\_DLY (bits [19:17]) When FP\_PWR\_EN (bit 6) is set to 0, the reverse sequence happens for powering down the TFT.




Figure 7-15. TFT Power Sequence

#### 7.2.8 Integrated PLL

The integrated (CRT) PLL can generate frequencies up to 135 MHz from a single 27 MHz source. The clock frequency is programmable using two registers. Figure 7-16 shows the block diagram of the Video Processor integrated PLL.

 $\rm F_{REF}$  is 27 MHz, generated by an external crystal and an integrated oscillator.  $\rm F_{OUT}$  is calculated from:

$$F_{OUT} = (m + 1) / (n + 1) \times F_{REF}$$

The integrated PLL can generate any frequency by writing into the CRT-m and CRT-n bit fields (FBAR0+Memory Offset 2Ch). Additionally, 16 preprogrammed VGA frequencies can be selected via the PLL Clock Select register (F4BAR0+Memory Offset 2Ch[19:16]), if the crystal oscillator has a frequency of 27 MHz. This PLL can be powered down via the Miscellaneous register (F4BAR0+Memory Offset 28h[12]).




Figure 7-16. PLL Block Diagram

The register space for accessing and configuring the Video Processor is located in the Core Logic Chipset Register Space (F0-F5). The Chipset Register Space is accessed via the PCI interface using the PCI Type One Configuration Mechanism (see Section 6.3.1 "PCI Configuration Space and Access Methods" on page 175).

## 7.3.1 Register Summary

The tables in this subsection summarize the registers of the Video Processor. Included in the tables are the register's reset values and page references where the bit formats are found.

32579B

F4 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 7-8)
00h-01h	16	RO	Vendor Identification Register	100Bh	Page 336
02h-03h	16	RO	Device Identification Register	0504h	Page 336
04h-05h	16	R/W	PCI Command Register	0000h	Page 336
06h-07h	16	RO	PCI Status Register	0280h	Page 336
08h	8	RO	Device Revision ID Register	01h	Page 336
09h-0Bh	24	RO	PCI Class Code Register	030000h	Page 336
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 336
0Dh	8	RO	PCI Latency Timer Register	00h	Page 336
0Eh	8	RO	PCI Header Type Register	00h	Page 336
0Fh	8	RO	PCI BIST Register	00h	Page 336
10h-13h	32	R/W	Base Address Register 0 (F4BAR0). Sets the base address for the memory-mapped Video Configuration Registers within the Video Processor. Refer to Table 7-9 on page 338 for programming information regarding the register offsets accessed through this register.	00000000h	Page 336
14h-17h	32	R/W	Base Address Register 1 (F4BAR1). Reserved.	00000000h	Page 336
18h-1Bh	32	R/W	Base Address Register 2 (F4BAR2). Sets the base address for the memory-mapped VIP (Video Interface Port) Registers (summa-rized in Table 7-10 on page 359).	00000000h	Page 336
1Ch-2Bh			Reserved	00h	Page 336
2Ch-2Dh	16	RO	Subsystem Vendor ID	100Bh	Page 336
2Eh-2Fh	16	RO	Subsystem ID	0504h	Page 336
30h-3Bh			Reserved	00h	Page 336
3Ch	8	R/W	Interrupt Line Register	00h	Page 336
3Dh	8	R/W	Interrupt Pin Register	03h	Page 337
3Eh-FFh			Reserved	00h	Page 337

Table 7-5. F4: PCI Header Registers for Video Processor Support Summary

Table 7-6. F4BAR0: Video Processor	Configuration Registers Summary
------------------------------------	---------------------------------

F4BAR0+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 7-9)
00h-03h	32	R/W	Video Configuration Register	00000000h	Page 338
04h-07h	32	R/W	Display Configuration Register	x0000000h	Page 339
08h-0Bh	32	R/W	Video X Position Register	00000000h	Page 340
0Ch-0Fh	32	R/W	Video Y Position Register	00000000h	Page 340
10h-13h	32	R/W	Video Upscaler Register	00000000h	Page 341
14h-17h	32	R/W	Video Color Key Register	00000000h	Page 341
18h-1Bh	32	R/W	Video Color Mask Register	00000000h	Page 341
1Ch-1Fh	32	R/W	Palette Address Register	xxxxxxxh	Page 342
20h-23h	32	R/W	Palette Data Register	xxxxxxxh	Page 342
24h-27h	32	RO	Reserved		Page 342

AMD Geode™ SC1200/SC1201 Processor Data Book

	1				
F4BAR0+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 7-9)
28h-2Bh	32	R/W	Miscellaneous Register	00001400h	Page 342
2Ch-2Fh	32	R/W	PLL2 Clock Select Register	0000000h	Page 342
30h-33h	32		Reserved	0000000h	Page 343
34h-37h	32	RO	Reserved	0000000h	Page 343
38h-3Bh	32	RO	Reserved	0000000h	Page 343
3Ch-3Fh	32	R/W	Video Downscaler Control Register	0000000h	Page 343
40h-43h	32	R/W	Video Downscaler Coefficient Register	0000000h	Page 343
44h-47h	32	R/W	CRC Signature Register	xxxxx100h	Page 344
48h-4Bh	32	RO	Device and Revision Identification	0000015xh	Page 344
4Ch-4Fh	32	R/W	Video De-Interlacing and Alpha Control Register	00060000h	Page 344
50h-53h	32	R/W	Cursor Color Key Register	0000000h	Page 346
54h-57h	32	R/W	Cursor Color Mask Register	0000000h	Page 346
58h-5Bh	32	R/W	Cursor Color Register 1	0000000h	Page 346
5Ch-5Fh	32	R/W	Cursor Color Register 2	0000000h	Page 346
60h-63h	32	R/W	Alpha Window 1 X Position Register	0000000h	Page 346
64h-67h	32	R/W	Alpha Window 1 Y Position Register	0000000h	Page 346
68h-6Bh	32	R/W	Alpha Window 1 Color Register	0000000h	Page 347
6Ch-6Fh	32	R/W	Alpha Window 1 Control Register	0000000h	Page 347
70h-73h	32	R/W	Alpha Window 2 X Position Register	0000000h	Page 347
74h-77h	32	R/W	Alpha Window 2 Y Position Register	0000000h	Page 347
78h-7Bh	32	R/W	Alpha Window 2 Color Register	0000000h	Page 348
7Ch-7Fh	32	R/W	Alpha Window 2 Control Register	0000000h	Page 348
80h-83h	32	R/W	Alpha Window 3 X Position Register	0000000h	Page 348
84h-87h	32	R/W	Alpha Window 3 Y Position Register	0000000h	Page 348
88h-8Bh	32	R/W	Alpha Window 3 Color Register	0000000h	Page 349
8Ch-8Fh	32	R/W	Alpha Window 3 Control Register	0000000h	Page 349
90h-93h	32	R/W	Video Request Register	001B0017h	Page 349
94h-97h	32	RO	Alpha Watch Register	0000000h	Page 349
98h-3FFh			Reserved		Page 349
400h-403h	32	R/W	Video Processor Display Mode Register	0000000h	Page 349
404h-407h	32		Reserved	0000000h	Page 350
408h-40Bh	32	R/W	Video Processor Test Mode Register	0000000h	Page 350
40Ch-40Fh	32	R/W	VBI Line Enable Register - Odd	00000000h	Page 350
410h-413h	32	R/W	VBI Line Enable Register - Even	00000000h	Page 350
414h-417h	32	R/W	VBI Horizontal Control Register	0000000h	Page 351
418h-41B	32	R/W	VBI Total Count Register - Odd	00000000h	Page 351
41Ch-41F	32	R/W	VBI Total Count Register - Even	00000000h	Page 351
420h-423h	32	R/W	GenLock Register	00000000h	Page 351
424h-427h	32	R/W	GenLock Delay Register	0000000h	Page 352
428h-43Bh			Reserved		Page 352
43Ch-43Fh	32	R/W	Continuous GenLock Time-out Register	1FFF1FFFh	Page 352

## Table 7-6. F4BAR0: Video Processor Configuration Registers Summary (Continued)

0000020h

0000004h

Page 358

Page 358

Ia	Table 7-6. F4BAR0: Video Processor Configuration Registers Summary (Continued)						
F4BAR0+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 7-9)		
TVOUT Config	TVOUT Configuration Registers						
800h-803h	32	R/W	Horizontal Timing Register	00000000h	Page 352		
804h-807h	32	R/W	Horizontal Sync Timing Register	00000000h	Page 352		
808h-80Bh	32	R/W	Vertical Sync Timing Register	00000000h	Page 352		
80Ch-80Fh	32	R/W	Display Line End Register	00000000h	Page 353		
810h-813h	32	R/W	Horizontal Pre Encoder Scale Register	00000000h	Page 353		
814h-817h	32	R/W	Horizontal Scaling Control Register	00000000h	Page 353		
818h-81Bh	32	R/W	TVOUT Debug Register	00000440h	Page 354		
81Ch-81Fh	32		Reserved		Page 354		
Encoder Regi	sters						
C00h-C03h	32	R/W	Timing and Encoder Control 1 Register	00000000h	Page 354		
C04h-C07h	32	R/W	Timing and Encoder Control 2 Register	1FF00000h	Page 355		
C08h-C0Bh	32	R/W	Timing and Encoder Control 3 Register	00000000h	Page 356		
C0Ch-C0Fh	32	R/W	Subcarrier Frequency Register	21F07C1Fh	Page 356		
C10h-C13h	32	R/W	Display Position Register	00120071h	Page 356		
C14h-C17h	32	R/W	Display Size Register	00EF02CFh	Page 356		
C18h-C1Bh	32	R/W	Closed Captioning Data Register	00000000h	Page 357		
C1Ch-C1Fh	32	R/W	Extended Data Services Data Register	00000000h	Page 357		
C20h-C23h	32	R/W	CGMS Data Register	00000000h	Page 357		
C24h-C27h	32	R/W	WSS Data Register	00000000h	Page 357		
C28h-C2Bh	32	R/W	Closed Captioning Control Register	00000000h	Page 357		
					•		

## Table 7-6. F4BAR0: Video Processor Configuration Registers Summary (Continued)

## Table 7-7. F4BAR2: VIP Support Registers Summary

F4BAR2+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 7-10)
00h-03h	32	R/W	Video Interface Port Configuration Register	00000000h	Page 359
04h-07h	32	R/W	Video Interface Control Register	00000000h	Page 359
08h-0Bh	32	R/W	Video Interface Status Register	xxxxxxxh	Page 360
0Ch-0Fh			Reserved	00000000h	Page 361
10h-13h	32	RO	Video Current Line Register	xxxxxxxh	Page 361
14h-17h	32	R/W	Video Line Target Register	00000000h	Page 361
18h-1Bh	32	R/W	Odd Field VBI Line Enable Register	00000000h	Page 361
1Ch-1Fh	32	R/W	Even Field VBI Line Enable Register	00000000h	Page 361
20h-23h	32	R/W	Video Data Odd Base Register	00000000h	Page 361
24h-27h	32	R/W	Video Data Even Base Register	00000000h	Page 361
28h-2Bh	32	R/W	Video Data Pitch Register	00000000h	Page 362
2Ch-3Fh			Reserved	00000000h	Page 362
40h-43h	32	R/W	VBI Data Odd Base Register	00000000h	Page 362
44h-47h	32	R/W	VBI Data Even Base Register	00000000h	Page 362
48h-4Bh	32	R/W	VBI Data Pitch Register	00000000h	Page 362
4Ch-1FFh			Reserved	00000000h	Page 362

C2Ch-C2Fh

C50h-C53h

32

32

R/W

R/W

**DAC Control Register** 

**VBI Scaler Register** 

#### 7.3.2 Video Processor Registers - Function 4

The register space designated as Function 4 (F4) is used to configure the PCI portion of support hardware for accessing the Video Processor support registers, including VIP (separate BAR). The bit formats for the PCI Header registers are given in Table 7-8.

Located in the PCI Header Registers of F4 are three Base Address Registers (F4BARx) used for pointing to the register spaces designated for Video Processor support. F4BAR0 is for Video Processor Configuration, F4BAR1 is reserved, and F4BAR2 is for VIP configuration.

Table 7-8.         F4: PCI Header Registers for Video Processor Support Registers
---

Bit	Description		
Index 00h	-01h	Vendor Identification Register (RO)	Reset Value: 100Bh
Index 02h	-03h	Device Identification Register (RO)	Reset Value: 0504h
Index 04h	-05h	PCI Command Register (R/W)	Reset Value: 0000h
15:2	Reserved. (Read Only)		
1	Memory Space. Allow the	e Core Logic module to respond to memory cycles from the F	PCI bus.
	0: Disable.		
	1: Enable.		
	This bit must be enabled t 18h).	o access memory offsets through F4BAR0, F4BAR1, and F4	IBAR2 (see F4 Index 10h, 14h, and
0	Reserved. (Read Only)		
Index 06h	-07h	PCI Status Register (RO)	Reset Value: 0280h
Index 08h		Device Revision ID Register (RO)	Reset Value: 01h
Index 09h	-0Bh	PCI Class Code Register (RO)	Reset Value: 030000h
Index 0Ch	l	PCI Cache Line Size Register (RO)	Reset Value: 00h
Index 0Dh		PCI Latency Timer Register (RO)	Reset Value: 00h
Index 0Eh		PCI Header Type (RO)	Reset Value: 00h
Index 0Fh		PCI BIST Register (RO)	Reset Value: 00h
Index 10h	-13h	Base Address Register 0 - F4BAR0 (R/W)	Reset Value: 00000000h
tion registe	ers. Bits [11:0] are read only	dress Space. This register allows PCI access to the memory (0000 0000 0000) indicating a 4 KB memory address range. accessed through this base address register.	
31:12	Video Processor Video I	Memory Base Address.	
11:0	Address Range. (Read C	Only)	
Index 14h Reserved.	-17h	Base Address Register 1 - F4BAR1 (R/W)	Reset Value: 00000000h
Index 18h	-1Bh	Base Address Register 2 - F4BAR2 (R/W)	Reset Value: 00000000h
		ows access to memory mapped VIP (Video Interface Port) rel KB I/O address range. Refer to Table 7-10 for the VIP registe	
31:12	VIP Base Address.		
11:0	Address Range. (Read C	Dnly)	
Index 1Ch	-2Bh	Reserved	Reset Value: 00h
Index 2Ch	-2Dh	Subsystem Vendor ID (RO)	Reset Value: 100Bh
Index 2Eh	-2Fh	Subsystem ID (RO)	Reset Value: 0504h
Index 30h	-3Bh	Reserved	Reset Value: 00h
Index 3Ch		Interrupt Line Register (R/W)	Reset Value: 00h
	er identifies the system inte drivers and has no direct me	rrupt controllers to which the device's interrupt pin is connect eaning to this function.	ed. The value of this register is use

## Table 7-8. F4: PCI Header Registers for Video Processor Support Registers (Continued)

Bit	Description	
Index 3Dh	Interrupt Pin Register (R/W)	Reset Value: 03h
This registe 1, 2 or 4, re	r selects which interrupt pin the device uses. VIP uses INTC# after reset. INTA#, INTB# or INT spectively.	ID# can be selected by writing
Index 3Eh	Fh Reserved	Reset Value: 00h

#### 7.3.2.1 Video Processor Support Registers - F4BAR0

F4 Index 10h, Base Address Register 0 (F4BAR0) sets the base address that allows PCI access to the Video Processor support registers, not including VIP. A separate base address register (F4BAR2) is used to access VIP support registers (see Section 7.3.2.2 on page 359).

**Note:** Reserved bits that are not defined as "must be set to 0 or 1" should be written with a value that is read from them.

Bit	Description				
Offset 00h	-03h Vio	deo Configuration Register (R/W)	Reset Value: 00000000h		
Configurati	on register for options of the motion vic	leo acceleration hardware.			
31:29	Reserved. Must be set to 0.				
28	EN_42X (Enable 4:2:x Format). Allows format selection.				
	0: 4:2:2 format.				
	1: 4:2:0 format.				
	Note: When input video stream is RG	B (i.e., F4BAR0+Memory Offset 4Ch[13] = 1), th	is bit must be set to 0.		
27	BIT_8_LINE_SIZE. When enabled, this bit increases line size from VID_LIN_SIZ (bits [15:8]) DWORDs by adding 256 DWORDs.				
	0: Disable.				
	1: Enable.				
26:25	Reserved. Must be set to 0.				
24:16	beginning of each display line. It is us	Address). This field preloads the starting read a ed for hardware clipping of the video window at t e source pixel which is to be displayed first.			
	For an unclipped window, this value s	hould be 0. For 4:2:0 format, set bits [17:16] to 0	0.		
15:8	VID_LIN_SIZ (Video Line Size). Rep data.	resents the number of DWORDs that make up the	ne horizontal size of the source video		
7	YFILT_EN (Y Filter Enable). Enables/disables the vertical filter.				
	0: Disable. Upscaling done by repeating pixels.				
	1: Enable. Upscaling done by interpolating pixels.				
	Note: This bit is used with Y upscaling logic. Reset to 0 when not required.				
6	XFILT_EN (X Filter Enable). Enables	disables the horizontal filter.			
	0: Disable. Upscaling done by repea	ting pixels.			
	1: Enable. Upscaling done by interpo	plating pixels.			
	Note: This bit is used with X upscalin	g logic. Reset to 0 when not required.			
5:4	Reserved.				
3:2		ring of video data on the Video Input bus (VPD[7 _SEL) in the Video De-Interlacing and Alpha Cont ster.			
	If $GV\_SEL = 0$ and $EN\_42X = 0$ :				
	00: Cb Y0 Cr Y1 01: Y1 Cr Y0 Cb	10: Y0 Cb Y1 Cr 11: Y0 Cr Y1 Cb			
	If $GV\_SEL = 0$ and $EN\_42X = 1$ :				
	00: Y0 Y1 Y2 Y3	10: Y1 Y0 Y3 Y2			
	01: Y3 Y2 Y1 Y0	11: Y1 Y2 Y3 Y0			
	If GV_SEL = 1 and EN_42X = 0: 00: P1L P1M P2L P2M 01: P2M P2L P1M P1L	10: P1M P1L P2M P2L 11: P1M P2L P2M P1L			
	If GV_SEL = 1 and EN_42X = 1: Res				
	Note: Both RGB 5:6:5 and YUV 4:	2:2 contain two pixels in each 32-bit DWORD. Y and V data for that same line.	UV 4:2:0 contains a stream of Y data		
1	Reserved.				

Bit	Description
0	VID_EN (Video Enable). Enables video acceleration hardware.
	0: Disable (reset) video module.
	1: Enable.
Offset 04	h-07h Display Configuration Register (R/W) Reset Value: x0000000h
	onfiguration register for display control. This register is also used to determine how graphics and video data are to be com- ie display on the output device.
31	DDC_SDA_IN (DDC Input Data). (Read Only) Returns the value from the DDC_SDA signal (muxed with IDE_DATA9) connected to pin 12 of the VGA connector.
30:28	Reserved.
27	<b>FP_ON_STATUS (Flat Panel On Status). (Read Only)</b> Shows whether power to the attached flat panel is on or off. This bit transitions at the end of the power-up or power-down sequence.
	0: Power to the flat panel is off.
	1: Power to the flat panel is on.
26	<b>DAC_VREF (CRT DAC Voltage Reference).</b> When set to 1, this bit enables use of an external voltage reference for CRT DAC.
	0: Disable external VREF. Enable Internal VREF.
	1: Use external VREF. Connect an external voltage reference to the VREF signal.
25	Reserved. Must be set to 0.
24	<b>DDC_OE (DDC Output Enable).</b> Selects the direction of signal DDC_SDA (muxed with IDE_DATA9). This bit indicates the direction of DDC data flow between the Video Processor and a CRT.
	0: Input.
	1: Output. DDC data is sent from the Video Processor to the CRT.
23	DDC_SDA_OUT (DDC Output Data). DDC data bit for output.
22	DDC_SCL (DDC Serial Clock). Provides the serial clock for the interface using the DDC_SCL signal (muxed with IDE_DATA10).
21	<b>GV_GAMMA_SEL (Graphics or Video Gamma Source Data).</b> Selects whether the graphics or video data goes to the Gamma Correction RAM. GAMMA_EN (F4BAR0+Memory Offset 28h[0]) must be enabled for the selected data source to pass through the Gamma Correction RAM.
	0: Graphics data to Gamma Correction RAM.
	1: Video data to Gamma Correction RAM.
	Note: Gamma Correction is always in the RGB domain for graphics data. Gamma Correction can be in the YUV or RGB domain for video data.
20	<b>COLOR_CHROMA_SEL (Color or Chroma Key Select).</b> Selects whether the graphics is used for color keying or the video data stream is used for chroma keying.
	0: Graphics data is compared to the color key.
	1: Video data is compared to the chroma key.
19:17	<b>PWR_SEQ_DLY (Power Sequence Delay).</b> Selects the number of frame periods that transpire between successive transitions of the power sequence control lines.
16:14	<b>CRT_SYNC_SKW (CRT Sync Skew).</b> Represents the number of pixel clocks to skew the horizontal and vertical sync that are sent to the CRT. This field should be programmed to 100 at the baseline. Via this register, the sync can be moved forward (later) or backward (earlier) relative to the pixel data. This register can be used to compensate for possible delay of pixel data being processed via the Video Processor.
	000: Sync moved 4 clocks backward 100: Baseline, sync not moved
	001: Sync moved 3 clocks backward 101: Sync moved 1 clock forward
	010: Sync moved 2 clocks backward 110: Sync moved 2 clocks forward
	011: Sync moved 1 clock backward 111: Sync moved 3 clocks forward
13:10	Reserved.
9	CRT_VSYNC_POL (CRT Vertical Synchronization Polarity). Selects CRT vertical sync polarity.
	0: CRT vertical sync is normally low, and is set high during the sync interval.
	1: CRT vertical sync is normally high, and is set low during the sync interval.

Bit Description			
8	CRT_HSYNC_POL (CRT Horizontal Synchronization Polarity). Selects CRT horizontal sync polarity.		
	0: CRT horizontal sync is normally low, and is set high during sync interval.		
	1: CRT horizontal sync is normally high, and is set low during sync interval.		
7	FP_DATA_EN (Flat Panel Output Enable). Controls the data, data-enable, clock and sync output signals.		
	0: Flat panel data outputs are forced to zero depending on the value of bit 3 (DAC_BL_EN). Bit 6 (FP_PWR_EN) is ignored.		
	<ol> <li>Flat panel outputs are forced to zero until power-up, and later, data outputs are subject to the value of bit 3 (DAC_BL_EN).</li> </ol>		
6	FP_PWR_EN (Flat Panel Power Enable). Changing this bit initiates a flat panel power-up or power-down.		
	0-to-1: Power-up flat panel.		
	1-to-0: Power-down flat panel.		
5:4	Reserved.		
3	DAC_BL_EN (DAC Blank Enable). Controls blanking of the CRT DACs.		
	0: DACs are constantly blanked.		
	1: DACs are blanked normally (i.e., during horizontal and vertical blank).		
2	VSYNC_EN (Vertical Sync Enable). Enables/disables display vertical sync (used for VESA DPMS support).		
	0: Disable.		
	1: Enable.		
1	HSYNC_EN (Horizontal Sync Enable). Enables/disables display horizontal sync (used for VESA DPMS support).		
	0: Disable.		
	1: Enable.		
0	CRT_EN (CRT Enable). Enables the CRT control logic. This bit is also used to reset the CRT control logic.		
Ū			
	<ul><li>0: Reset CRT control logic.</li><li>1: Enable CRT control logic.</li></ul>		
Offeet			
	D8h-0BhVideo X Position Register (R/W)Reset Value: 00000000hs the window X position. This register is programmed relative to CRT horizontal sync input (not physical screen position).		
Note:	H_TOTAL and H_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers (GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_TOTAL – H_SYNC_END) is some-		
	times referred to as "horizontal back porch". For more information, see the AMD Geode <sup>TM</sup> GX1 Processor Data Book.		
31:28			
31:28 27:16	Reserved.		
	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value		
	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.		
27:16	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.		
27:16 15:12	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL - H_SYNC_END) - 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calcu-		
27:16 15:12 11:0	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL - H_SYNC_END) - 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:		
27:16 15:12 11:0 Offset (	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 14.		
27:16 15:12 11:0 Offset ( Provide	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL - H_SYNC_END) - 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL - H_SYNC_END) - 14.         Value = Desired screen position + (H_TOTAL - H_SYNC_END) - 14.         OCh-OFh       Video Y Position Register (R/W)         Reset Value: 00000000h         s the window Y position. This register is programmed relative to CRT vertical sync input (not physical screen position).         V_TOTAL and V_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers		
27:16 15:12 11:0 Offset (	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 14.         OCh-OFh       Video Y Position Register (R/W)         Reset Value: 00000000h         s the window Y position. This register is programmed relative to CRT vertical sync input (not physical screen position).         V_TOTAL and V_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers (GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_TOTAL – V_SYNC_END) is sometimes referred to as "vertical back porch". For more information, see the AMD Geode™ GX1 Processor Data Book.		
27:16 15:12 11:0 Offset ( Provide Note:	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 14.         OCh-OFh       Video Y Position Register (R/W)       Reset Value: 00000000h         s the window Y position. This register is programmed relative to CRT vertical sync input (not physical screen position).       V_TOTAL and V_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers (GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_TOTAL – V_SYNC_END) is sometimes referred to as "vertical back porch". For more information, see the AMD Geode™ GX1 Processor Data Book.         Reserved.		
27:16 15:12 11:0 Offset ( Note: 31:27	Reserved.         VID_X_END (Video X End Position). Represents the horizontal end position of the video window (not inclusive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 13.         Reserved.         VID_X_START (Video X Start Position). Represents the horizontal start position of the video window. This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 14.         VCh-OFh       Video Y Position Register (R/W)         Reset Value: 0000000h         s the window Y position. This register is programmed relative to CRT vertical sync input (not physical screen position).         V_TOTAL and V_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers (GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_TOTAL – V_SYNC_END) is sometimes referred to as "vertical back porch". For more information, see the AMD Geode™ GX1 Processor Data Book.         Reserved.         VID_Y_END (Video Y End Position). Represents the vertical end position of the video window (not inclusive). This value is		

Descrip	tion	
	<b>START (Video Y Start Position).</b> Represents the vertical start position of the ng to the following formula:	video window. This value is calculated
Value =	Desired screen position + (V_TOTAL – V_SYNC_END) + 1.	
-13h	Video Upscale Register (R/W)	Reset Value: 00000000h
orizontal	and vertical upscale factors of the window.	
Reserv	ed.	
VID_Y_ formula	SCL (Video Y Scale Factor). Represents the vertical upscale factor of the vie	deo window according to the following
VID_Y_	SCL = 8192 * (Ys - 1) / (Yd - 1)	
where:		
Ys = Vie	leo source vertical size in pixels	
Yd = Vi	deo destination vertical size in pixels	
Note:	Upscale factor must be used. Yd is equal or bigger than Ys. If no scaling is in factor used is VID. X. SCI (2002, but the formula above fits a given source)	-

32579B

## Table 7-9. F4BAR0+Memory Offset: Video Pro

Provides horizontal and vertical upscale factors of the window.

Bit

10:0

Offset 10h-13h

	Reserved.				
29:16	VID_Y_SCL (Video Y Scale Factor). Represents the vertical upscale factor of the video window according to the following formula:				
	VID_Y_SCL = 8192 * (Ys - 1) / (Yd - 1)				
	where:				
	Ys = Video source vertical size in pixels				
	Yd = Video destination vertical size in pixels				
	Note: Upscale factor must be used. Yd is equal or bigger than Ys. If no scaling is intended, set to 2000h. The actual sca factor used is VID_Y_SCL/8192, but the formula above fits a given source number of lines into a destination window size.				
	<b>Note:</b> When progressive mixing/blending is programmed (F4BAR0+Memory Offset 4Ch[9] = 0) and the video data interlaced, this register should be programmed to 1000h to double the vertical lines,				
15:14	Reserved.				
13:0	VID_X_SCL (Video X Scale Factor). Represents horizontal upscale factor of the video window according to the following formula:				
	VID_X_SCL = 8192 * (Xs - 1) / (Xd - 1)				
	where:				
	Xs = Video source horizontal size in pixels				
	Xd = Video destination vertical size in pixels				
	Note: Upscale factor must be used. Xd is equal or bigger than Xs. If no scaling is intended, set to 2000h. The actual sca factor used is VID_X_SCL/8192, but the formula above fits a given source number of pixels into a destination will dow size.				
Offset 14	h-17h Video Color Key Register (R/W) Reset Value: 0000000h				
	he video color key. The color key can be used to allow irregular shaped overlays of graphics onto video, or video onto graphics caled video window.				
31:24	Reserved.				
23:0	VID_CLR_KEY (Video Color Key). The video color key is a 24-bit RGB or YUV value.				
	• If the COLOR_CHROMA_SEL bit (F4BAR0+Memory Offset 04h[20]) = 0:				
	<ul> <li>The video pixel is selected within the target window if the corresponding graphics pixel matches the color key. The color key in an RGB value.</li> </ul>				
	<ul> <li>color key in an RGB value.</li> <li>If the COLOR_CHROMA_SEL bit (F4BAR0+Memory Offset 04h[20]) = 1:</li> <li>The video pixel is selected within the target window only if it (the video pixel) does not match the color key. The color key is usually an RGB value. However, if both the CSC_for VIDEO and GV_SEL bits (F4BAR0+Memory Offset 4Ch</li> </ul>				
	color key in an RGB value.				
Offset 18I	<ul> <li>color key in an RGB value.</li> <li>If the COLOR_CHROMA_SEL bit (F4BAR0+Memory Offset 04h[20]) = 1: <ul> <li>The video pixel is selected within the target window only if it (the video pixel) does not match the color key. The color key is usually an RGB value. However, if both the CSC_for VIDEO and GV_SEL bits (F4BAR0+Memory Offset 4Ch bits 10 and 13, respectively) are programmed to 0, the color key is a YUV value (i.e., video is not converted to RGE The graphics or video data being compared can be masked prior to the compare via the Video Color Mask register (described in F4BAR0+Memory Offset 18h).</li> </ul> </li> </ul>				

	(described in F4BAR0+Memory Offset 14h). It can be used to allow a range of values to serve as the color key.	
31:24	Reserved.	
23:0	VID_CLR_MASK (Video Color Mask). This mask is a 24-bit value. Zeros in the mask cause the corresponding bits in the	
	graphics or video stream to be ignored.	

Bit	Description	
Offset 1C	-1Fh Palette (Gamma Correction RAM) Address Register (R/W)	Reset Value: xxxxxxxh
31:8	Reserved.	
7:0	<b>PAL_ADDR (Palette Address).</b> Specifies the address to be used for the next access to th (F4BAR0+Memory Offset 20h[31:8]). Each access to the data register automatically increr ter. If non-sequential access is made to the palette, the address register must be loaded be block.	ments the Palette Address regis-
Offset 20h	-23h Palette (Gamma Correction RAM) Data Register (R/W)	Reset Value: xxxxxxxh
accessing	e video palette data. The data can be read or written to the Gamma Correction RAM (palet this register, an appropriate address should be loaded to the Palette Address register (F4BA at accesses to the Palette Data register cause the internal address counter to be incremente	AR0+Memory Offset 1Ch[7:0]).
31:8	PAL_DATA (Palette Data). Contains the read or write data for a Gamma Correction RAM	(palette).
	Blue[7:0] = Bits [31:24] Green[7:0] = Bits [23:16] Red[7:0] = Bits [15:8]	
7.0	Note: When a read or write to the Gamma Correction RAM occurs, the previous output DOTCLK period. This effect should go unnoticed during normal operation.	ut value is neid for one additiona
7:0 Offset 24h	Reserved. -27h Reserved	
Offset 28h		Reset Value: 00001400h
Configurat	on and control register for miscellaneous characteristics of the Video Processor.	
31:13	Beserved.	
12	PLL2_PWR_EN (PLL2 Power-Down Enable).	
	0: Power-down.	
	1: Normal.	
11	A_PWR_DN (Analog Power-Down). Enables power-down of the PLL2 and the bandgap of	circuit that generates VREF.
	0: Normal.	<u>j</u>
	1: Power-down.	
	Note: If A_PWR_DN is set to 1 without also setting DAC_PWR_DN (bit 10) to 1, an un sumption may result.	nexpected increase in power con
10	DAC_PWR_DN (DAC Power-Down). Powers down the internal CRT DAC.	
	0: Normal.	
	1: Power-down.	
9:1	Reserved.	
0	<b>GAMMA_EN (Gamma Correction RAM Enable).</b> Allows video or graphics (selected by F to go to the Gamma Correction RAM.	4BAR0+Memory Offset 04h[21])
	0: Enable.	
	1: Disable.	
Offset 2CI	PLL2 Clock Select Register (R/W)	Reset Value: 00000000h
Determine	s the characteristics of the integrated PLL2.	
31:23	Reserved. Must be set to 0.	
22:21	CLK_DIV_SEL (Clock Divider Select).	
	00: No division	
	01: Divide by 2	
	10: Divide by 4	
	11: Divide by 8	
	Divides the clock generated by the PLL2, using the programmed m (bits [14:8]) and n (bits	[3:0]) values.
20	SEL_REG_CAL. Selects specific or previously-calculated values.	
	0: Values previously calculated from the CLK_SEL bits (bits [19:16]).	
	1: Values according to the m (bits [14:8]), n (bits [3:0]), and CLK_DIV_SEL (bits [22:21]) f	ioldo

## 

Bit	Description			
19:16	CLK_SEL (Clock Selec	t). Selects frequency (in N	/Hz) of the display clock.	
	0000: 25.175 010	0: 50 1000: 65	1100: 108	
		1: 49.5 1001: 75		
		0: 56.25 1010: 78 1: 44.9 1011: 94		
15				lue is higher then 20
14:8			Id be set when m (bits $[14:8]$ ) va	wing formula is used for calculating the
14.0	frequency using m and r	, –		wing formula is used for calculating the
	Fvco = OSCCLK * k	(m/Kn		
	Km = m + 1			
	Kn = n + 1			
7.4	OSCCLK = 27 MHz			
7:4 3:0	Reserved.	a) Bolovont when SEL	$PEC_{\rm c} = 0.01$ (bit $20$ ) $= 1$ . The follow	ing formula is used for calculating the fre
3.0	quency using m and n va		$EG_CAL(DIL 20) = 1.$ The follow	ing formula is used for calculating the fre
	Fvco = OSCCLK * K			
	Km = m + 1			
	Kn = n + 1			
0ffe et 00k	OSCCL = 27 MHz			Depet Volues 0000000h
Offset 30h		-	eserved	Reset Value: 00000000h
Offset 34h	-		leserved	Reset Value: 00000000h
Offset 38h	n-3Bh	R	leserved	Reset Value: 00000000h
Offset 3Cl	h-3Fh	Video Downscale	r Control Register (R/W)	Reset Value: 00000000h
Controls th	ne characteristics of the int	egrated video downscale	:	
31:7	Reserved.			
6	DTS (Downscale Type	Select).		
	0: Type A (Downscale for	ormula is 1/m+1, m pixels	are dropped, 1 pixel is kept).	
	1: Type B (Downscale for	ormula is m/m+1, m pixels	s are kept, 1 pixel is dropped).	
5	Reserved.			
4:1		r Select). Determines the scale factor depending on		med into these bits, where m is used to
0	DCF (Downscaler and I	Filtering). Enables/disabl	es downscaler and filtering logic.	
	0: Disable.			
	1: Enable.			
	Note: No downscaling	a support for RGB 5:6:5 a	nd YUV 4:2:0 video formats.	
			Coefficient Register (R/W)	Reset Value: 00000000h
Offset 40h		Video Downscaler		
	1-43h		pendently to increase video qual	lity when the downscaler is implemented.
Indicates f Valid value	<b>43h</b> ilter coefficients. The filters as for each filter coefficient	are 0-15. The sum of coe	efficients must be 16. FLT_CO_4	lity when the downscaler is implemented is used with the earliest pixels and
Indicates fi Valid value	n-43h ilter coefficients. The filters	are 0-15. The sum of coe	efficients must be 16. FLT_CO_4	
Indicates f Valid value	<b>43h</b> ilter coefficients. The filters as for each filter coefficient	are 0-15. The sum of coe	efficients must be 16. FLT_CO_4	
Indicates f Valid value FLT_CO_1	<b>1-43h</b> ilter coefficients. The filters as for each filter coefficient I is used with the latest. Or <b>Reserved.</b>	s can be programmed inde are 0-15. The sum of coe	officients must be 16. FLT_CO_4 xels are filtered.	lity when the downscaler is implemented. is used with the earliest pixels and
Indicates f Valid value FLT_CO_1 31:28	<b>1-43h</b> ilter coefficients. The filters as for each filter coefficient I is used with the latest. Or <b>Reserved.</b>	can be programmed inde are 0-15. The sum of coe nly luminance values of pi	officients must be 16. FLT_CO_4 xels are filtered.	
Indicates fi Valid value FLT_CO_1 31:28 27:24	h-43h ilter coefficients. The filters as for each filter coefficient t is used with the latest. Or Reserved. FLT_CO_4 (Filter Coeff Reserved.	can be programmed inde are 0-15. The sum of coe nly luminance values of pi	officients must be 16. FLT_CO_4 xels are filtered. ter.	
Indicates f Valid value FLT_CO_1 31:28 27:24 23:20	h-43h ilter coefficients. The filters as for each filter coefficient t is used with the latest. Or Reserved. FLT_CO_4 (Filter Coeff Reserved.	can be programmed inde are 0-15. The sum of coe nly luminance values of pi icient 4). For the tap-4 fill	officients must be 16. FLT_CO_4 xels are filtered. ter.	
Indicates f Valid value FLT_CO_1 31:28 27:24 23:20 19:16	h-43h ilter coefficients. The filters as for each filter coefficient t is used with the latest. Or Reserved. FLT_CO_4 (Filter Coeff Reserved. FLT_CO_3 (Filter Coeff Reserved.	can be programmed inde are 0-15. The sum of coe nly luminance values of pi icient 4). For the tap-4 fill	efficients must be 16. FLT_CO_4 xels are filtered. ter.	
Indicates f Valid value FLT_CO_1 31:28 27:24 23:20 19:16 15:12	h-43h ilter coefficients. The filters as for each filter coefficient t is used with the latest. Or Reserved. FLT_CO_4 (Filter Coeff Reserved. FLT_CO_3 (Filter Coeff Reserved.	can be programmed inde are 0-15. The sum of coe nly luminance values of pi <b>icient 4).</b> For the tap-4 fill <b>icient 3).</b> For the tap-3 fill	efficients must be 16. FLT_CO_4 xels are filtered. ter.	

Bit	Description	
Offset 44	n-47h CRC Signature Register (R/W)	Reset Value: xxxxx100h
Signature	values stored in this register can be read by the host. This register is used for test purpose	es.
31:8	SIG_VALUE (Signature Value). (Read Only) A 24-bit signature value is stored in this bit The signature is produced from the RGB data output of the mixer. This bit field is used for	
	See SIGN_EN (bit 0) description for more information.	
7:3	Reserved.	
2	SIGN_FREE (Signature Free Run).	
	0: Disable. (Default) If this bit was previously set to 1, the signature process stops at the the next falling edge of VSYNC).	e end of the current frame (i.e., at
	1: Enable. If SIGN_EN (bit 0) = 1, the signature register captures data continuously across multiple frames.	
1	Reserved.	
0	SIGN_EN (Signature Enable).	
	0: Disable. (Default) The SIG_VALUE (bits [31:8]) is reset to 000001h and held (no cap	ture).
	1: Enable. The next falling edge of VSYNC is counted as the start of the frame to be use clock beginning with the next VSYNC.	ed for CRC checking with each pixe
	If SIGN_FREE (bit 2) = 1, the signature register captures the pixel data signature con	ntinuously across multiple frames.
	If SIGN_FREE (bit 2) = 0, a signature is captured for one frame at a time, starting fro	om the next falling VSYNC.
	After a signature capture, the SIG_VALUE can be read to determine the CRC check statinitialize the SIG_VALUE as an essential preparation for the next round of CRC check.	tus. SIGN_EN can then be reset to
Offset 48	n-4Bh Device and Revision Identification (RO)	Reset Value: 0000xxxxh
31:16	Reserved.	
15:8	REV_ID (Revision ID). See the AMD Geode™ SC1200/SC1201 Processor Specificatio	on Update document for value.
7:0	DEV_ID (Device ID). See AMD Geode™ SC1200/SC1201 Processor Specification Upd	late document for value.
Offset 4C	h-4Fh Video De-Interlacing and Alpha Control Register (R/W)	Reset Value: 00060000h
31:22	Reserved.	
21:20	ALPHA3_WIN_PRIORITY (Alpha Window 3 Priority). Determines the priority of Alpha cates a higher priority. Priority is used to determine display order for overlapping alpha w	-
	00: Lowest priority. (Default)	
	01: Medium priority.	
	10: Highest priority.	
	11: Illegal.	
	Note: Priority of enabled alpha windows must be different.	
19:18	ALPHA2_WIN_PRIORITY (Alpha Window 2 Priority). Determines the priority of Alpha cates a higher priority. Priority is used to determine display order for overlapping alpha w	
	00: Lowest priority. (Default)	
	01: Medium priority.	
	10: Highest priority.	
	11: Illegal.	
	Note: Priority of enabled alpha windows must be different.	
17:16	ALPHA1_WIN_PRIORITY (Alpha Window 1 Priority). Determines the priority of Alpha cates a higher priority. Priority is used to determine display order for overlapping alpha w	
	00: Lowest priority. (Default)	
	01: Medium priority.	
	10: Highest priority.	
	11: Illegal.	
	Note: Priority of enabled alpha windows must be different.	

Bit	Description
13	GV_SEL (GV Select). Selects input video format.
	0: YUV format.
	1: RGB format.
	Note: Mixing and blending configurations are created using bits [13, 11:9] of this register. See Table 7-2 "Valid Mixing Blending Configurations" on page 324.
	If this bit is set to 1, EN_42X (F4BAR0+Memory Offset 00h[28]) must be programmed to 0.
12	VID_LIN_INV (Video Line Invert). When this bit is set, it allows the video window to be positioned at odd offsets with respect to the first line. The values below are recommended if VID_Y_START (F4BAR0+Memory Offset 0Ch[10:0]) is an odd (set to 1) or even (set to 0) number of lines from the start of the active display.
	0: Even.
	1: Odd.
11	<b>CSC_FOR_GFX (RGB to YUV Color Space Converter).</b> Determines if the input graphics stream or the mixed/blended stream is passed through the RGB to YUV Color Space Converter (CSC).
	0: The mixed/blended stream is passed through the CSC for TV support.
	1: The graphics stream is passed through the CSC.
	Note: Mixing and blending configurations are created using bits [13,11:9] of this register. See Table 7-2 "Valid Mixing Blending Configurations" on page 324.
10	CSC_FOR_VIDEO (Color Space Converter for Video). Determines whether or not the video stream from the video mod- ule is passed through the CSC.
	0: Disable. The video stream is sent "as is" to the video Mixer/Blender.
	1: Enable. The video stream is passed through the CSC (for YUV to RGB conversion).
	Note: Mixing and blending configurations are created using bits [13,11:9] of this register. See Table 7-2 "Valid Mixing Blending Configurations" on page 324.
9	VIDEO_BLEND_MODE (Video Blending Mode). Allows selection of the type of video (i.e., interlaced or progressive) used for blending.
	0: Progressive video used for blending.
	1: Interlaced video used for blending.
	Note: Mixing and blending configurations are created using bits [13,11:9] of this register. See Table 7-2 "Valid Mixing Blending Configurations" on page 324.
8	<b>GFX_INS_VIDEO (Graphics Inside Video).</b> This bit works in conjunction with bit COLOR_CHROMA_SEL (F4BAR0+Mem ory Offset 04h[20]). COLOR_CHROMA_SEL selects whether the graphics is used for color keying or the video data stream is used for chroma keying. If COLOR_CHROMA_SEL = 0, graphics data is compared to the color key. If COLOR_CHROMA_SEL = 1, video data is compared to the chroma key.
	0: Outside the alpha windows, graphics or video is displayed depending on the result of the color key comparison.
	1: Outside the alpha windows, only video is displayed (if COLOR_CHROMA_SEL = 0) or only graphics is displayed (if COLOR_CHROMA_SEL = 1) color key comparison is not performed outside the alpha windows.
7	VID_WIN_PUSH_EN (Video Window Push Enable). Video window repositioning at an offset of 1 line below the pro- grammed value. Facilitates line rate matching in both fields.
	0: Disable. (Default)
	1: Enable.
6	TOP_LINE_IN_ODD (Top Line in Odd Field). Allows selection of what field the top line is in.
	0: Top line is in even field. (Default)
	1: Top line is in odd field.
5	Reserved.
4	<b>INSERT_EN (Insert Enable).</b> When this bit is set, the odd frame is shifted with respect to the even frame.
	0: No shifting occurs.
	1: The odd frame is shifted according to the offset specified in bits [2:0].
3	Reserved.
2:0	<b>OFFSET (Vertical Scaler Offset).</b> For a non-interlaced video stream and when bob de-interlacing is used, program a value of 100 (i.e., shift one line); otherwise, leave at 000.

	Description				
Offset 50	h-53h	Cursor Color Key Register (R/W)	Reset Value: 00000000h		
31:29	Reserved.				
28:24		Cursor Color Register Offset). This field indicates a bit in two possible cursor color registers should be used for c			
23:0		or Color Key). Specifies the 24-bit RGB value of the curs is value. If a match is detected, the pixel is replaced by a			
Offset 54	h-57h	Cursor Color Mask Register (R/W)	Reset Value: 00000000h		
31:24	Reserved.				
23:0	CUR_COLOR_MASK (Cur in the incoming graphics st	r <b>sor Color Mask).</b> This mask is a 24-bit value. Zeroes in t ream to be ignored.	the mask cause the corresponding bits		
Offset 58	h-5Bh	Cursor Color Register 1 (R/W)	Reset Value: 00000000h		
31:24	Reserved.				
23:0	blending) or a YUV value (f	sor Color Register 1). Specifies a 24-bit cursor color val or YUV blending). In interlaced YUV blending mode, Y/2	value should be used.		
		cursor color values. The COLOR_REG_OFFSET bits (F4 nics data that if even, selects this color to be used.	BAR0+Memory Offset 50h[28:24])		
Offset 5C	h-5Fh	Cursor Color Register 2 (R/W)	Reset Value: 00000000h		
31:24	Reserved.				
23:0	CUR_COLOR_REG2 (Cursor Color Register 2). Specifies a 24-bit cursor color value. This is an RGB value (for RGB blending) or a YUV value (for YUV blending). In interlaced YUV blending mode, Y/2 value should be used.				
		cursor color values. The COLOR_REG_OFFSET bits (F4 nics data that if even, selects this color to be used.	BAR0+Memory Offset 50h[28:24])		
Offset 60	h-63h	Alpha Window 1 X Position Register (R/W)	Reset Value: 00000000h		
(	GX_BASE+Memory Offset 8	ND are values programmed in the GX1 module's 330h[26:19] and 8338h[10:3], respectively). The value of I back porch". For more information, see the <i>AMD Geode</i>	(H_TOTAL - H_SYNC_END) is some		
ſ	Desired screen position should	d not be outside a video window (F4BAR0+Memory Offse	t 08h and 0Ch).		
31:27	Reserved.				
26:16	ALDUAT V END (Alaba)				
		Vindow 1 Horizontal End). Determines the horizontal ended according to the following formula:	d position of Alpha Window 1 (not inclu		
	sive). This value is calculat	,	d position of Alpha Window 1 (not inclu		
15:11	sive). This value is calculat	ed according to the following formula:	d position of Alpha Window 1 (not inclu		
15:11 10:0	sive). This value is calculat Value = Desired screen pos Reserved.	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal	· · · · ·		
	sive). This value is calculat Value = Desired screen por <b>Reserved.</b> ALPHA1_X_START (Alph value is calculated accordin	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal			
	sive). This value is calculat Value = Desired screen por <b>Reserved.</b> ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen por	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ng to the following formula:			
10:0 Offset 64 Note:	sive). This value is calculat Value = Desired screen pos Reserved. ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen pos h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 83	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ng to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2.	start position of Alpha Window 1. This <b>Reset Value: 00000000h</b> Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some		
10:0 Offset 64 Note: \ ( t	sive). This value is calculat Value = Desired screen por <b>Reserved.</b> ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen por h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 83 imes referred to as "vertical b	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book</i> .		
10:0 Offset 64 Note: \ ( t	sive). This value is calculat Value = Desired screen por <b>Reserved.</b> ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen por h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 83 imes referred to as "vertical b	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of ack porch". For more information, see the AMD Geode™	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book</i> .		
10:0 Offset 64 Note: \ ( t	sive). This value is calculat Value = Desired screen pos Reserved. ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen pos h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 83 imes referred to as "vertical b Desired screen position should Reserved. ALPHA1_Y_END (Alpha V	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of ack porch". For more information, see the AMD Geode™	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book.</i> et 08h and 0Ch).		
10:0 Offset 64 Note: ( t 31:27	sive). This value is calculat Value = Desired screen por Reserved. ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen por h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 82 imes referred to as "vertical b Desired screen position should Reserved. ALPHA1_Y_END (Alpha V This value is calculated accordin	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of ack porch". For more information, see the <i>AMD Geode</i> <sup>™</sup> d not be outside a video window (F4BAR0+Memory Offse Window 1 Vertical End). Determines the vertical end posi-	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book.</i> et 08h and 0Ch).		
10:0 Offset 64 Note: ( t 31:27	sive). This value is calculat Value = Desired screen por Reserved. ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen por h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 82 imes referred to as "vertical b Desired screen position should Reserved. ALPHA1_Y_END (Alpha V This value is calculated accordin	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of ack porch". For more information, see the <i>AMD Geode</i> <sup>™</sup> d not be outside a video window (F4BAR0+Memory Offse Window 1 Vertical End). Determines the vertical end posi- cording to the following formula:	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book.</i> et 08h and 0Ch).		
10:0 Offset 64 Note: ( ( t 31:27 26:16	sive). This value is calculat Value = Desired screen pos Reserved. ALPHA1_X_START (Alph value is calculated accordin Value = Desired screen pos h-67h /_TOTAL and V_SYNC_EN GX_BASE+Memory Offset 83 imes referred to as "vertical b Desired screen position should Reserved. ALPHA1_Y_END (Alpha V This value is calculated accordin Value = Desired screen pos Reserved.	ed according to the following formula: sition + (H_TOTAL – H_SYNC_END) – 1. a Window 1 Horizontal Start). Determines the horizontal ing to the following formula: sition + (H_TOTAL – H_SYNC_END) – 2. Alpha Window 1 Y Position Register (R/W) ID are values programmed in the GX1 module's 340h[26:16] and 8348h[26:16], respectively). The value of ack porch". For more information, see the <i>AMD Geode™</i> d not be outside a video window (F4BAR0+Memory Offsee Window 1 Vertical End). Determines the vertical end posi- cording to the following formula: sition + (V_TOTAL – V_SYNC_END) + 2. a Window 1 Vertical Start). Determines the vertical start	Reset Value: 00000000h Display Controller Timing register f (V_TOTAL – V_SYNC_END) is some <i>GX1 Processor Data Book.</i> et 08h and 0Ch).		

32579B

Bit	Description				
Offset 68	n-6Bh Alpha Window 1 Color Register (R/W) Reset Value: 0000000h				
31:25	Reserved.				
24	ALPHA1_COLOR_REG_EN (Alpha Window 1 Color Register Enable). Enable bit for the color key matching in Alpha Window 1.				
	1: Enable. If this bit is enabled and the alpha window is enabled, then where there is a color key match. The color value (in bits [23:0], ALPHA1_COLOR_REG) is displayed.				
	0: Disable. Where there is a color key match, no blending is performed.				
23:0	ALPHA1_COLOR_REG (Alpha Window 1 Color Register). Specifies the color to be displayed inside Alpha Window 1 when there is a color key match in the alpha window. This is an RGB value (for RGB blending) or a YUV value (for YUV blending). In interlaced YUV blending mode, Y/2 value should be used.				
	This color is only displayed if the alpha window is enabled and bit 24 (ALPHA1_COLOR_REG_EN) is enabled.				
Offset 6C	h-6Fh Alpha Window 1 Control Register (R/W) Reset Value: 00000000h				
31:18	Reserved.				
17	<b>LOAD_ALPHA (Load Alpha Value). (Write Only)</b> When set to 1, this bit causes the Video Processor to load the alpha value (in bits [7:0], ALPHA_VAL) at the start of the next frame.				
16	ALPHA1_WIN_EN (Alpha Window 1 Enable). Enable bit for Alpha Window 1.				
	1: Enable Alpha Window 1.				
	0: Disable Alpha Window 1.				
	<b>Note:</b> Valid only if video window is enabled (F4BAR0+Memory Offset 00h[0] = 1).				
15:8	ALPHA1_INC (Alpha Window 1 Increment). Specifies the alpha value increment/decrement. This is a signed 8-bit value that is added to the alpha value for each frame. The MSB (bit 15) indicates the sign (i.e., increment or decrement). When this value reaches either the maximum or the minimum alpha value (255 or 0) it keeps that value (i.e., it is not incremented/ decremented) until it is reloaded via bit 17 (LOAD_ALPHA).				
7:0	ALPHA1_VAL (Alpha Window 1 Value). Specifies the alpha value to be used for this window.				
Offset 70	n-73h Alpha Window 2 X Position Register (R/W) Reset Value: 0000000h				
(	I_TOTAL and H_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_TOTAL – H_SYNC_END) is some- mes referred to as "horizontal back porch". For more information, see the <i>AMD Geode™ GX1 Processor Data Book</i> .				
C	Desired screen position should not be outside a video window (F4BAR0+Memory Offset 08h and 0Ch).				
31:27	Reserved.				
26:16	ALPHA2_X_END (Alpha Window 2 Horizontal End). Determines the horizontal end position of Alpha Window 2 (not inclu- sive). This value is calculated according to the following formula:				
	Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.				
15:11	Reserved.				
10:0	ALPHA2_X_START (Alpha Window 2 Horizontal Start). Determines the horizontal start position of Alpha Window 2. This value is calculated according to the following formula:				
	Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.				
Offset 74	n-77h Alpha Window 2 Y Position Register (R/W) Reset Value: 0000000h				
(	'_TOTAL and V_SYNC_END are values programmed in the GX1 module's Display Controller Timing registers GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_TOTAL – V_SYNC_END) is somemes referred to as "vertical back porch". For more information, see the AMD Geode™ GX1 Processor Data Book.				
C	Desired screen position should not be outside a video window (F4BAR0+Memory Offset 08h and 0Ch).				
31:27	Reserved.				
26:16	ALPHA2_Y_END (Alpha Window 2 Vertical End). Determines the vertical end position of Alpha Window 2 (not inclusive). This value is calculated according to the following formula:				
	Value = Desired screen position + (V_TOTAL - V_SYNC_END) + 2.				
15:11	Reserved.				
10:0	ALPHA2_Y_START (Alpha Window 2 Vertical Start). Determines the vertical start position of Alpha Window 2. This value is calculated according to the following formula:				
	Value = Desired screen position + (V_TOTAL - V_SYNC_END) + 1.				

Bit	Description				
Offset 78h-	-7Bh Alpha Window 2 Color Register (R/W)	Reset Value: 00000000h			
31:25	Reserved.				
24	ALPHA2_COLOR_REG_EN (Alpha Window 2 Color Register Enable). Enable bit for the color key matching in Alpha Window 2.				
	0: Disable. Where there is a color key match, graphics and video are alpha-blended.				
	1: Enable. If this bit is enabled and the alpha window is enabled, then where there is a color key match, the color value (in bits [23:0], ALPHA2_COLOR_REG) is displayed.				
23:0	ALPHA2_COLOR_REG (Alpha Window 1 Color Register). Specifies the color to be displayed inside Alpha Window 2 when there is a color key match in the alpha window. This is an RGB value (for RGB blending) or a YUV value (for YUV blending). In Interlaced YUV blending mode, Y/2 value should be used.				
	This color is only displayed if the alpha window is enabled and bit 24 (ALPHA2_COLOR	_REG_EN) is enabled.			
Offset 7Ch	Alpha Window 2 Control Register (R/W)	Reset Value: 00000000h			
31:18	Reserved.				
17	<b>LOAD_ALPHA (Load Alpha Value). (Write Only)</b> When set to 1, this bit causes the Vic value (in bits [7:0], ALPHA2_VAL) at the start of the next frame.	leo Processor to load the alpha			
16	ALPHA2_WIN_EN (Alpha Window 2 Enable). Enable bit for Alpha Window 2.				
	0: Disable Alpha Window 2.				
	1: Enable Alpha Window 2.				
	<b>Note:</b> Valid only if video window is enabled (F4BAR0+Memory Offset 00h[0] = 1).				
15:8	ALPHA2_INCR (Alpha Window 2 Increment). Specifies the alpha value increment/dec	crement.			
	This is a signed 8-bit value that is added to the alpha value for each frame. The MSB (bit 15) indicates the sign (i.e., increment or decrement). When this value reaches either the maximum or the minimum alpha value (255 or 0) it keeps that value (i.e., it is not incremented/decremented) until it is reloaded via bit 17 (LOAD_ALPHA).				
	ALPHA2_VAL (Alpha Window 1 Value). Specifies the alpha value to be used for this window.				
7:0	ALPHA2_VAL (Alpha Window 1 Value). Specifies the alpha value to be used for this w	rindow.			
7:0 Offset 80h-		vindow. Reset Value: 00000000h			
Offset 80h- Note: H_ (G		Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some-			
Offset 80h- Note: H_ (G tim	<b>Alpha Window 3 X Position Register (R/W)</b> _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_	Reset Value: 0000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some- GX1 Processor Data Book.			
Offset 80h- Note: H_ (G tim	<b>Alpha Window 3 X Position Register (R/W)</b> _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_ mes referred to as "horizontal back porch". For more information, see the <i>AMD Geode</i> <sup>™</sup> C	Reset Value: 0000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some- GX1 Processor Data Book.			
Offset 80h- Note: H_ (G tim Note: De	Alpha Window 3 X Position Register (R/W) _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_ mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C esired screen position should not be outside a video window (F4BAR0+Memory Offset 08	<b>Reset Value: 00000000h</b> splay Controller Timing registers TOTAL – H_SYNC_END) is some <i>GX1 Processor Data Book</i> . 8h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27	Alpha Window 3 X Position Register (R/W) _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis 3X_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_ mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C esired screen position should not be outside a video window (F4BAR0+Memory Offset 08 Reserved. ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end po	<b>Reset Value: 00000000h</b> splay Controller Timing registers TOTAL – H_SYNC_END) is some <i>GX1 Processor Data Book</i> . 8h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27	Image: Participation of the synce of t	<b>Reset Value: 00000000h</b> splay Controller Timing registers TOTAL – H_SYNC_END) is some- <i>GX1 Processor Data Book.</i> 8h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.	Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some GX1 Processor Data Book. 3h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal start	Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some GX1 Processor Data Book. 3h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.	Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some- GX1 Processor Data Book. 3h and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.	Reset Value: 0000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some- GX1 Processor Data Book. 3h and 0Ch). position of Alpha Window 3 (not inclu- splay Controller Timing registers _TOTAL – V_SYNC_END) is some-			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim	83h       Alpha Window 3 X Position Register (R/W)        TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Here       Alpha Window 3 Y Position Register (R/W)        TOTAL and V_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_M)	Reset Value: 0000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some GX1 Processor Data Book. Bh and 0Ch). sition of Alpha Window 3 (not inclu- rst position of Alpha Window 3 (not inclu- rst position of Alpha Window 3. This Reset Value: 00000000h splay Controller Timing registers _TOTAL – V_SYNC_END) is some 1 Processor Data Book.			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim	83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal starvalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Head the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Head the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Head the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Head the following formula:         Value = Desired	Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some GX1 Processor Data Book. Bh and 0Ch). sition of Alpha Window 3 (not inclu- rst position of Alpha Window 3 (not inclu- rst position of Alpha Window 3. This Reset Value: 00000000h splay Controller Timing registers _TOTAL – V_SYNC_END) is some 1 Processor Data Book.			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim De	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal stativalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal stativalue is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         -F87h       Alpha Window 3 Y Position Register (R/W)         _TOTAL and V_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_mes referred to as "vertical back porch". For more information, see the AMD Geode™ GX         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08	Reset Value: 00000000h splay Controller Timing registers _TOTAL – H_SYNC_END) is some GX1 Processor Data Book. Bh and 0Ch). 			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim De 31:27	-83h       Alpha Window 3 X Position Register (R/W)         _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis         GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end positive). This value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1.         Reserved.         ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal star value is calculated according to the following formula:         Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.         Hesting and V_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_mes referred to as "vertical back porch". For more information, see the AMD Geode™ GX         esired screen position should not be outside a video window (F4BAR0+Memory Offset 08         Reserved.         ALPHA3_Y_END (Alpha Window 3 Vertical End). Determines the vertical end position	Reset Value: 00000000h splay Controller Timing registers TOTAL – H_SYNC_END) is some- GX1 Processor Data Book. Bh and 0Ch). Disition of Alpha Window 3 (not inclu- position of Alpha Window 3 (not inclu- rt position of Alpha Window 3. This Reset Value: 00000000h splay Controller Timing registers _TOTAL – V_SYNC_END) is some- 1 Processor Data Book. Bh and 0Ch).			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim De 31:27	<ul> <li>Alpha Window 3 X Position Register (R/W)         <pre></pre></li></ul>	Reset Value: 00000000h splay Controller Timing registers _TOTAL – H_SYNC_END) is some GX1 Processor Data Book. Bh and 0Ch). 			
Offset 80h- Note: H_ (G tim Note: De 31:27 26:16 15:11 10:0 Offset 84h- Note: V_ (G tim De 31:27 26:16	<ul> <li>Alpha Window 3 X Position Register (R/W) _TOTAL and H_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8330h[26:19] and 8338h[10:3], respectively). The value of (H_ mes referred to as "horizontal back porch". For more information, see the AMD Geode™ C esired screen position should not be outside a video window (F4BAR0+Memory Offset 08 Reserved. </li> <li>ALPHA3_X_END (Alpha Window 3 Horizontal End). Determines the horizontal end po sive). This value is calculated according to the following formula: Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 1. Reserved. </li> <li>ALPHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal sta value is calculated according to the following formula: Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2. </li> <li>RATHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal sta value is calculated according to the following formula: Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2. </li> <li>RATHA3_X_START (Alpha Window 3 Horizontal Start). Determines the horizontal sta value is calculated according to the following formula: Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2. </li> <li>RATHA3_X_START (Alpha Window 3 Y Position Register (R/W) _TOTAL and V_SYNC_END are values programmed in the GX1 module's Dis GX_BASE+Memory Offset 8340h[26:16] and 8348h[26:16], respectively). The value of (V_ mes referred to as "vertical back porch". For more information, see the AMD Geode™ GX esired screen position should not be outside a video window (F4BAR0+Memory Offset 08 Reserved. </li> <li>ALPHA3_Y_END (Alpha Window 3 Vertical End). Determines the vertical end position This value is calculated according to the following formula: Value = Desired screen position + (V_TOTAL – V_SYNC_END) + 2. </li> </ul>	Reset Value: 0000000h splay Controller Timing registers _TOTAL – H_SYNC_END) is some- <i>GX1 Processor Data Book</i> . Bh and 0Ch). osition of Alpha Window 3 (not inclu- position of Alpha Window 3 (not inclu- rt position of Alpha Window 3. This Reset Value: 00000000h splay Controller Timing registers _TOTAL – V_SYNC_END) is some- 1 Processor Data Book. Bh and 0Ch).			

Bit	Description			
Offset 88h	-8Bh Alpha Window 3 Color Register (R/W)	Reset Value: 00000000h		
31:25	Reserved.			
24	ALPHA3_COLOR_REG_EN (Alpha Window 3 Color Register Enable). Enable bit for the color key matching in Alpha Window 3.			
	0: Disable. Where there is a color key match, graphics and video are alpha-blended.			
	1: Enable. If this bit is enabled and the alpha window is enabled, then where there is a color key match, the color value (ir bits [23:0], ALPHA3_COLOR_REG) is displayed.			
23:0	ALPHA3_COLOR_REG (Alpha Window 3 Color Register). Specifies the color to be displayed inside Alpha Window 3 when there is a color key match in the alpha window. This is an RGB value (for RGB blending) or a YUV value (for YUV blending). In Interlaced YUV blending mode, Y/2 value should be used.			
	This color is only displayed if the alpha window is enabled and the bit 24 (ALPHA3_CC	DLOR_REG_EN) is enabled.		
Offset 8Cl	Alpha Window 3 Control Register (R/W)	Reset Value: 00000000h		
31:18	Reserved.			
17	<b>LOAD_ALPHA (Load Alpha Value). (Write Only)</b> When set to 1, this bit causes the V value (in bits [7:0], ALPHA3_VAL) at the start of the next frame.	ideo Processor to load the alpha		
16	ALPHA3_WIN_EN (Alpha Window 3 Enable). Enable bit for Alpha Window 3.			
	0: Disable Alpha Window 3.			
	1: Enable Alpha Window 3.			
	Valid only if video window is enabled (F4BAR0+Memory Offset 00h[0] = 1)			
15:8	ALPHA3_INCR (Alpha Window 3 Increment). Specifies the alpha value increment/det that is added to the alpha value for each frame. The MSB (bit 15) indicates the sign (i.e this value reaches either the maximum or the minimum alpha value (255 or 0) it keeps decremented) until it is reloaded via bit 17 (LOAD_ALPHA).	e., increment or decrement). When that value (i.e., it is not incremented		
7:0	ALPHA3_VAL (Alpha Window 3 Value). Specifies the alpha value to be used for this	window.		
Offset 90h	-93h Video Request Register (R/W)	Reset Value: 001B0017h		
31:28	Reserved. Set to 0.			
27:16	VIDEO_X_REQ (Video Horizontal Request). Determines the horizontal (pixel) locatic data out of the video FIFO. This value is calculated according to the following formula:	on at which to start requesting video		
	Value = Desired screen position + (H_TOTAL – H_SYNC_END) – 2.			
15:11	Reserved.			
10:0	<b>VIDEO_Y_REQ (Video Vertical Request).</b> Determines the line number at which to stavideo FIFO. This value is calculated according to the following formula:	art requesting video data out of the		
	Value = Desired screen position + (V_TOTAL - V_SYNC_END) + 1.			
	-97h Alpha Watch Register (RO)			
Offset 94h	-9711 Alpha Walch negister (NO)	Reset Value: 00000000h		
Alpha valu	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.			
Alpha valu	es may be automatically incremented/decremented for successive frames. This register of			
Alpha valu that are be	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.			
Alpha valu that are be 31:24	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.			
Alpha valu that are be 31:24 23:16	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame. Reserved. ALPHA3_VAL (Value for Alpha Window 3).			
Alpha valu that are be 31:24 23:16 15:8 7:0	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame. Reserved. ALPHA3_VAL (Value for Alpha Window 3). ALPHA2_VAL (Value for Alpha Window 2). ALPHA1_VAL (Value for Alpha Window 1).			
Alpha valu that are be 31:24 23:16 15:8 7:0 Offset 98h	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.          Reserved.         ALPHA3_VAL (Value for Alpha Window 3).         ALPHA2_VAL (Value for Alpha Window 2).         ALPHA1_VAL (Value for Alpha Window 1).         -3FFh       Reserved			
that are be 31:24 23:16 15:8 7:0 Offset 98h Offset 400	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.          Reserved.         ALPHA3_VAL (Value for Alpha Window 3).         ALPHA2_VAL (Value for Alpha Window 2).         ALPHA1_VAL (Value for Alpha Window 1).         -3FFh       Reserved	can be used to read the alpha values		
Alpha valu that are be 31:24 23:16 15:8 7:0 Offset 98h Offset 400	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.          Reserved.         ALPHA3_VAL (Value for Alpha Window 3).         ALPHA2_VAL (Value for Alpha Window 2).         ALPHA1_VAL (Value for Alpha Window 1).         -3FFh       Reserved         h-403h       Video Processor Display Mode Register (R/W)	can be used to read the alpha values		
Alpha valu that are be 31:24 23:16 15:8 7:0 Offset 98h Offset 400 Selects val	es may be automatically incremented/decremented for successive frames. This register of ing used in the current frame.          Reserved.         ALPHA3_VAL (Value for Alpha Window 3).         ALPHA2_VAL (Value for Alpha Window 2).         ALPHA1_VAL (Value for Alpha Window 1).         -3FFh       Reserved         h-403h       Video Processor Display Mode Register (R/W) ious Video Processor modes.	can be used to read the alpha values		

Write 1 to reset this bit.

32579B

Bit	Description				
30	Video FIFO OverFlow (Full).				
	0: No overflow has occurred.				
	1: Overflow has occurred.				
	Write 1 to reset this bit.				
29	VBI FIFO Underflow (Empty).				
	0: No underflow has occurred.				
	1: Underflow has occurred.				
	Write 1 to reset this bit.				
28	VBI FIFO Overflow (Full).				
	0: No overflow has occurred.				
	1: Overflow has occurred.				
	Write 1 to reset this bit.				
27:4	Reserved. Set to 0.				
3	Upscale horizontally VBI data by 2.				
	0: No upscale. VBI data pass through.				
	1: Upscale horizontally by 2.				
2	VBI_SOURCE (VBI Source). Selects the VBI source.				
	0: VIP block.				
	1: GX1 module.				
	Note: VBI is enabled by setting one or more of the VBI (odd/even) line-enable F4BAR0+Memory Offset 40Ch[24:2]; even lines enabled at F4BAR0+Memory				
1:0	VID_SEL (Video Select). Selects the source of the video data.				
	00: GX1 module.				
	10: VIP block.				
	01: Reserved.				
	11: Reserved.				
	The GX1 module's video clock must be active at all times, regardless of the source of	video input.			
Offset 40	4h-407h Reserved	Reset Value: 00000000h			
Offset 40	8h-40Bh Video Processor Test Mode Register (R/W)	Reset Value: 00000000h			
31:0	Reserved.				
Offset 40	Ch-40Fh VBI Line Enable Register - Odd (R/W)	Reset Value: 0000000h			
31:30	Reserved.				
29:25	LINE_OFFSET_ODD (Odd Field Line Offset). Specifies the offset (in number of lines	s) of line 2 from VSYNC.			
24:2	VBI_LINE_EN_ODD (VBI Odd Field Line Enable). Bits [24:2] enable VBI lines 24 to	2 respectively for odd fields.			
	0: Disable.				
	1: Enable.				
	Bit 24 controls active video line. If bit 24 is set, all active video lines are treated as VB	lines.			
1:0	Reserved.				
Offset 41	0h-413h VBI Line Enable Register - Even (R/W)	Reset Value: 00000000h			
31:30	Reserved.				
29:25	LINE_OFFSET_EVEN (Even Field Line Offset). Specifies the offset (in number of lin	nes) of line 2 from VSYNC.			
24:2	VBI_LINE_EN_EVEN (VBI Even Field Line Enable). Bits [24:2] enable VBI lines 24	to 2 respectively for even fields.			
	0: Disable.				
	1: Enable.				
	Bit 24 controls active video line. If bit 24 is set, all active video lines are treated as VB	lines.			

Bit	Description				
Offset 41	4h-417h VBI Horizontal Control Register (R/W)	Reset Value: 00000000h			
31:27	Reserved.				
26:16	VBI_H_END (VBI Horizontal End). Specifies the horizontal end position for VBI d	lata sent to the encoder.			
15:11	Reserved.				
10:0	VBI_H_START (VBI Horizontal Start). Specifies the horizontal start position for V	BI data sent to the encoder.			
Offset 41	8h-41Bh VBI Total Count Register - Odd (R/W)	Reset Value: 0000000h			
31:20	Reserved.				
19:0	VBI_TOTAL_COUNT_ODD (VBI Odd Fields Total Count). Specifies the total cou field is used to separate VBI data from active video data when both types of data a port.				
Offset 41	Ch-41Fh VBI Total Count Register - Even (R/W)	Reset Value: 00000000h			
31:20	Reserved.				
19:0	VBI_TOTAL_COUNT_EVEN (VBI Even Fields Total Count). Specifies the total c This field is used to separate VBI data from active video data when both types of c video port.	•			
Offset 42	0h-423h GenLock Register (R/W)	Reset Value: 00000000h			
31:24	Reserved. Must be set to 0.				
23	<b>ODD_TO (Odd Field Time Out).</b> Indicates CGENTO0 (F4BAR0+Memory Offset 4 reset by writing 1 to it.	3Ch[15:0]) has expired. This bit can be			
22	<b>EVEN_TO (Even Field Time Out).</b> Indicates CGENTO1 (F4BAR0+Memory Offset be reset by writing 1 to it.	t 43Ch[31:16]) has expired. This bit can			
21:9	Reserved.				
8	GENLOCK_TO_ENC_TIMING (GenLock to Encoder Timing). Selects the timing to which the GX1 module's vertical tim- ing needs to be synchronized.				
	0: VIP vertical timing.				
	1: Encoder vertical timing. The TV encoder generates a reference for GenLock at	the start of line 1 of its counters.			
7	Reserved. Set to 0.				
6	<b>RST_ENC_BFOR_DLY (Reset Encoder Before Delay).</b> Selects the position of th grammed VIP_VSYNC edge and delay.	e encoder reset with respect to the pro-			
	0: The encoder is reset after the programmed delay.				
	1: The encoder is reset before the programmed delay.				
5	FIELD_EVEN (Encoder Field Even). Used in conjunction with bit 0 of this register	for single GenLock field synchronization			
	0: Encoder field is set to odd.				
	1: Encoder field is set to even.				
4	GENLOCK_TOUT_EN (GenLock Timeout Enable).				
	0: Disable.				
	1: Enable timeout.				
3	VIP_VSYNC_EDGE_SEL (VIP VSYNC Edge Select). Selects which edge of the V with VIP.	VSYNC signal should be synchronized			
	0: Rising edge.				
	1: Falling edge.				
2	<b>GX1_VSYNC_EDGE_SEL (GX1 VSYNC Edge Select).</b> Selects which edge of the with the GX1 module.	e VSYNC signal should be synchronized			
	0: Rising edge.				
	1: Falling edge.				

Bit	Description		
1	CT_GENLOCK_EN (Enable Continuous GenLock Fun	ction).	
	0: The continuous GenLock function is disabled.		
	1: Enable locking (i.e., synchronization) of the GX1 VSY ing).	NC with the VIP VSYNC on ev	very VSYNC (i.e., continuous lock-
	<b>Note:</b> If bit 0 (SG_GENLOCK_EN) = 1, it overrides the	value of this hit	
0	· · · · ·		
0	SG_GENLOCK_EN (Enable a Single GenLock Function 0: GenLock is disabled if bit 1 (CT_GENLOCK_EN) = 0.		
	<ol> <li>Enable synchronization (i.e., locking) of GX1 VSYNC with the VIP field, once. During the synchronization pr When in Direct Video mode, it is critical that the field of set 08h[24]) be the same after the synchronization evolution.</li> </ol>	with the VIP VSYNC and sync rocess, the TV encoder field is of the TV encoder and the Vide	determined by bit 5 of this register. eo Input Port (F4BAR2+Memory Off-
	<b>Note:</b> If this bit = 1, it overrides the value of bit 1 (CT_0	GENLOCK_EN).	
Offset 42	4h-427h GenLock Delay Re	gister (R/W)	Reset Value: 00000000h
31:21	Reserved.		
20:0	<b>GENLOCK_DEL (GenLock Delay).</b> Indicates the delay (i Display Controller VSYNC.	n 27 MHz clocks) between the	> VIP VSYNC and the GX1 module's
Offset 42	8h-43Bh Reserve	d	
Offset 43	Ch-43Fh Continuous GenLock Time	eout Register (R/W)	Reset Value: 1FFF1FFFh
31:16	CGENTO1 (Even Field Continuous GenLock Timeout)		
15:0	CGENTO0 (Odd Field Continuous GenLock Timeout).		
Offset 80	0h-803h Horizontal Timing R	egister (R/W)	Reset Value: 00000000h
This regis	ter is updated at each occurrence of HSYNC.		
31:28	Reserved.		
27:16	H_DISP_START (Horizontal Display Start). Specifies th	e first horizontal valid pixel po:	sition on a TV screen, in pixel clocks.
15:12	Reserved.		
11:0	H_TOTAL (Horizontal Total). Specifies the total number	of pixels per line - 1, for TV. For	or NTSC, use 857; for PAL use 863.
Offset 80	4h-807h Horizontal Sync Timing	g Register (R/W)	Reset Value: 00000000h
This regis	ter is updated at each occurrence of HSYNC.		
31:28	Reserved.		
27:16	H_SYNC_END (Horizontal Sync End). Specifies the hor	rizontal synchronization end p	osition in pixel clocks.
15:12	Reserved.		· · · · · · · · · · · · · · · · · · ·
11:0	H_SYNC_START (Horizontal Sync Start). Specifies the	horizontal synchronization sta	art position in pixel clocks.
Offset 80	8h-80Bh Vertical Sync Timing	Register (R/W)	Reset Value: 00000000h
This regis	ter is updated at each occurrence of VSYNC.		
31:28	Reserved.		
27:26	V_DISP_SKEW_EVEN (Vertical Display Skew). Specific even fields. Recommended value is 1.	es the vertical display end ske	w in terms of horizontal lines for all
25:24	V_DISP_SKEW_ODD (Vertical Display Skew). Specifier odd fields. Recommended value is 1.	s the vertical display start skew	w in terms of horizontal lines for all
23:22	Reserved.		
			- to the second of the second of the second
21:12	V_SYNC_END (Vertical Sync End). Specifies the vertical	al synchronization end positior	h in terms of norizontal lines.
21:12 11:10	V_SYNC_END (vertical Sync End). Specifies the vertical           Reserved.	al synchronization end position	n in terms of norizontal lines.

#### Bit Description Offset 80Ch-80Fh Reset Value: 0000000h **Display Line End Register (R/W)** 31:28 Reserved. 27:16 H\_DISP\_END (Horizontal Display End). Specifies the horizontal display end on a TV screen. The value is calculated according to the following formula: H\_DISP\_END = H\_DISP\_START + (Display\_Active) + 512 - (H\_TOTAL / 2) Display\_Active is the active number of pixels on a TV (i.e., 720). 15:9 Reserved. 8:0 VER\_DISP (Vertical Display). Specifies the total number of display lines per field on a TV screen. Offset 810h-813h Horizontal Pre Encoder Scale Register (R/W) Reset Value: 0000000h 31 Reserved. Must be set to 0. 30:24 PE\_SCALE\_STEP. Scale step of the pre-encoder scaler. The programmed value needs to be 64/(scale factor). Meaning, use 64 for no scaling, use 58 for 11/10 upscale, or use 70 for 11/12 downscale. 23:22 Y/C Delay. Used to calibrate Y/C delay. 00: No change in delay 01: Luminance is delayed one pixel time (2 TV Encoder clock cycles). 10: Chrominance is delayed one pixel time (2 TV Encoder clock cycles). 11: Chrominance is delayed two pixel times (4 TV Encoder clock cycles) 21:0 Reserved. Set to 0. Offset 814h-817h Horizontal Scaling/Control Register (R/W) Reset Value: 0000000h 31 Reserved. 30:29 FLICKER\_FILT\_CNTRL (Flicker Filter Control). 00: Flicker filter with 1/4, 1/2, 1/4. This setting must be used to enable the flicker filter when progressive blending is used. 01: Flicker filter with 1/2, 1, 1/2. This setting must be used to enable the flicker filter when interlaced blending is used. 10: Flicker filter disabled. 11: Reserved. 28 H\_REF\_SEL (Horizontal Reference Select). Selects reference for the horizontal display position. 0: HSYNC generated in the TVOUT timing generator. 1: HSYNC generated in the TV Encoder block. This is the recommended setting. 27:24 EX\_RES\_CTL (External Reset Control). To maintain field synchronization between the GX1 graphics module and the TV encoder, the GX1 VSYNC signal can reset the TV encoder timing generator. This register selects the field interval between resets. 0000: Once every odd field. 0010: Once every even field. 0101: The next odd field. Returns 0101 until the reset event occurs. After the reset event, returns 0100 and no further resets occur. 0111: The next even field. Returns 0111 until the reset event occurs. After the reset event, returns 0110 and no further resets occur. 1000: Once every programmable number of odd fields. See bits [15:12] and 11 (External Reset Interval bits). 1010: Once every programmable number of even fields. See bits [15:12] and 11 (External Reset Interval bits). 1110: Once every field. All other settings: Reserved. 23:21 Reserved. 20:16 Reserved. Must be set to 2. 15:12 EX\_RES\_INTRVI (External Reset Interval). Specifies the interval (the number of frames) between resets of the encoder minus 1 (i.e., a setting of 1 results in a reset to the encoder every 2 frames (or 4 fields)). These bits are relevant only if bits [27:24] (EX\_RES\_CTL) are set to 1000 or 1010. 11 EX\_RES\_INTRVI\_16 (External Reset Interval + 16). Adds 16 frames to the external Reset Interval. These bits are relevant only if bits [27:24] (EX\_RES\_CTL) are set to 1000 or 1010.

Bit	Description
10	HOR_INTP (Horizontal Interpolation).
	0: Disables interpolation. Pixel replication is enabled for pre-encoder scaler.
	1: Enables interpolation in pre-encoder scaler.
9:0	Reserved. Write as read.
Offset 81	8h-81Bh TVOUT Debug Register Reset Value: 00000440h
31:11	Reserved. These bits are used for test purposes only. Write as read.
10	Reserved. Write as read.
9	FIELD_INVR (Field Invert).
	0: Field is not inverted. (Default)
	1: Field is inverted
8	Reserved. Write as read.
7	<b>ENC_OR_TV_FIELD (Encoder or TVOUT Current Field).</b> Selects if the current field status bit (bit 6) is to be generated by TVOUT or by the encoder.
	0: Derive the field from the encoder timing generator. (Default)
	1: Derive the field from the TVOUT module timing generator.
6	Reserved. Write as read.
5:0	Reserved. Write as read.
Offset 81	Ch-81Fh Reserved
Offset C0	0h-C03h Timing & Encoder Control 1 Register Reset Value: 00000000h
31	<ul><li>VTEN (Video Timing Enable). When this bit is set to 0, the counters in the video timing generator are disabled, the sync signals are disabled, and the blank signals are asserted.</li><li>0: Disable.</li></ul>
30	1: Enable. IPS (Invert PAL Switch). When set, inverts the sense of the "PAL Switch". (Refer to Video Demystified, Third edition by
	Keith Jack, Chapter 9, section "Color Subcarrier Generation" and section "GenLock", subsection "Subcarrier Generation for details regarding PAL Switch.)
29:28	SCRESET (Subcarrier Reset). Defines the interval between resets of the subcarrier generator.
	00: Never reset.
	01: Reset every two lines.
	10: Reset every two frames. (Best setting for NTSC.)
	11: Reset every four frames (PAL).
27	BLANK (Blank). When this bit is set to 1, the video output is blanked.
26	CBD (Color Burst Disable).
	0: Color burst is enabled.
<b>a</b> -	1: Color burst is disabled.
25	<b>SETUP (Setup).</b> Adds 7.5 IRE offset to the video signal and rescales the signal as required.
	0: Do not add the IRE offset. This is the recommended value for PAL.
	1: Add the IRE offset. This is the recommended value for NTSC.
24	PAL (PAL Select). Sets color encoding mode to PAL or NTSC.
	0: NTSC.
	1: PAL.
23	STD (Standard). Sets the overall timing of the video generator.
	1: 525 lines / 60 Hz
	0: 625 lines / 50 Hz

Bit	Description				
22:21	<b>REFEN[1:0] (Enable FrameRef).</b> Enables the externally provided FrameRef to initialize the horizontal and vertical counters and/or the internal frame counter.				
	00: No initialization.				
	01: The horizontal and vertical counters are initialized to the values in HPhase and VPhase.				
	10: The internal frame counter is set to 3.				
	11: The horizontal and vertical counters are initialized to the values in HPhase and VPhase and the internal frame counter is set to 3,				
20:11	VPHASE (Vertical Phase). Defines the phase (i.e., the number of lines) between the internal vertical counter and the exter- nally provided FrameRef.				
	If REFEN[0] (bit 21) = 1, the vertical counter in the video timing generator is set to this value when FrameRef is asserted.				
	Valid values are:				
	PAL: 1 to 625				
	NTSC: 1 to 525				
10:0	HPHASE. (Horizontal Phase). This bit field defines the phase (i.e., the number of pixels) between the internal horizontal counter and an externally provided FrameRef.				
	If REFEN[0] (bit 21) = 1, the horizontal counter in the video generator is set to this value when FrameRef is asserted.				
	The counter is split into two parts, a 10-bit "half-line" counter and a single bit "line-half". The half-line counter counts half a line and is reset. When the half-line counter is reset, the line-half indicator toggles.				
	In PAL mode, there are 1728 27 MHz clock cycles per line. In this mode, the half-line counter counts 0 to 863. To set the hor- izontal phase to a value HP between 0 and 1727, HPHASE[10] is set to HP/864 and HPHASE[9:0] is set to HP%864.				
	In NTSC mode, there are 1716 27 MHz clock cycles per line, so HPHASE[10] is set to HP/858 and HPHASE[9:0] is set to HP%858.				
Offset C0	HP%858.				
Offset C0 31	HP%858.				
	HP%858.     Timing & Encoder Control 2 Register     Reset Value: 1FF00000h				
31	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.				
31 30	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).				
31 30 29:20	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.         TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.				
31 30 29:20	HP%858.         O4h-C07h       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.				
31 30 29:20	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       0: Disable.				
31 30 29:20 19	HP%858.         D4h-C07h       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       Image: TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       Image: Complexity of the complexi				
31 30 29:20 19	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.         TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.         Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.         0: Disable.         1: Enable.         C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.				
31 30 29:20 19	HP%858.         D4h-C07h       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       Image: Complexity of the image: Comp				
31 30 29:20 19 18	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       0: Disable.         1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.       0: Disable.         1: Enable.       1: Enable.       1: Enable.				
31 30 29:20 19 18	HP%858.         O4h-C07h       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.         TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.         Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.         0:       Disable.         1:       Enable.         C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.         0:       Disable.         1:       Enable.         CFS (Chrominance Lowpass Filter Select). Selects one of three frequency responses for the chrominance lowpass filter.				
31 30 29:20 19 18	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       0: Disable.         1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.       0: Disable.         0: Disable.       1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.         0: Disable.       1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.         0: Disable.       1: Enable.       0: Disable.         1: Enable.       C1BP (Chrominance Bypass). Chrominance 2x oversampling bypass.         0: Disable.       0: Disable.         1: Enable.       C1BP (Chrominance Bypass). Chrominance 2x oversampling bypass.         0: Disable.       0: Disable.         1: Enable.       CFS (Chrominance Lowpass Filter Select). Selects one of three frequency responses for the chrominance lowpass filter         00 or 01: Filter is bypassed.       0: Or 01: Filter is bypassed.				
31 30 29:20 19 18	HP%858.       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       0: Disable.         1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.       0: Disable.         1: Enable.       CFS (Chrominance Lowpass Filter Select). Selects one of three frequency responses for the chrominance lowpass filter.         00 or 01: Filter is bypassed.       10: 1.3 MHz lowpass for composite video output.				
31 30 29:20 19 18 18 17:16	HP%858.         Wh-C07h       Timing & Encoder Control 2 Register       Reset Value: 1FF00000h         Anlg (Analog Line). When set, the horizontal blanking interval is increased to comply with relevant specification.       TV DAC Mode Bit 2. See TV DAC Mode Bits [1:0] (F4BAR0+Memory Offset C08h[4:3]).         Reserved.       Y2BP (Luminance Bypass). Luminance 2x oversampling bypass.       0: Disable.         1: Enable.       C2BP (Chrominance Bypass). Chrominance 2x oversampling bypass.       0: Disable.         1: Enable.       CFS (Chrominance Lowpass Filter Select). Selects one of three frequency responses for the chrominance lowpass filter         00 or 01: Filter is bypassed.       10: 1.3 MHz lowpass for composite video output.         11: 1.8 MHz lowpass for S-Video output.       11: 1.8 MHz lowpass for S-Video output.         HUE (Hue Offset). Defines a fixed hue offset which is added to the subcarrier phase during the active video portion of the				

Bit	Description							
Offset C0	8h-C0Bh		Timi	ng & Encoder	Control 3 Registe	r	Reset V	alue: 00000000h
31:5	Reserved.							
4:3	<b>TV DAC Mode Bits [1:0].</b> Determines signal order of the TV DAC outputs. Used in conjunction with TV DAC Mode Bit 2 (F4BAR0+Memory Offset C04h[30]).							
	TV DAC Mode Bits [2:0]		s [2:0]	Ball No.				
	C04h[30]	C08h[4]	C08h[3]	D24	A24	C23	A23	Mode
	х	х	0	CVBS	SVY	SVC	CVBS	Super Video
	0	0	1	CVBS	TVR	TVB	TVG	SCART
	0	1	1	TVB	CVBS	TVR	TVG	SCART
	1	0	1	CVBS	Cb	Cr	Y	YCbCr
	1	1	1	Cr	CVBS	Cb	Y	YCbCr
	00: Reserve 01: Sync is 10: Sync is 11: Reserve	added to TV output on th	'G. e CVBS signa	ıl.				
0	CS (Compo							
0	0: No setup	• •	-					
		••	plied to the Y					
Offset C0			•		uency Register		Reset Va	alue: 21F07C1Fh
31:0	Subcarrier Frequency). Defines the subcarrier frequency.							
	The value pr	ogrammed i	s: round(fsc/fo	clk x 2 <sup>32)</sup>				
	where fsc is	the desired	subcarrier fre	quency, and fclk	is the clock freque	ency (27 MHz).		
Offset C1	0h-C13h			Display Posit	ion Register		Reset V	alue: 00120071h
31:25	Reserved.							
24:16	VSTART (Vertical Start). Defines the vertical start position of the top field, relative to the start of VSYNC (line 1 for PAL, line 4 for NTSC).							
	For 480-line NTSC this field is set to 18 (12h).							
	For 576-line	PAL this fiel	d is set to 22	(16h).				
15:10	Reserved.							
9:0	<b>HSTART (Horizontal Start).</b> Defines the start of active video relative to the start of the line (hcount = 0) in 13.5 MHz clock periods. The number programmed is START – 9.							
	For example:							
	NTSC: Active video starts a nominal 122 13.5 MHz clock periods after the start of line. The number programmed is 113 (71h).							
			arts 132 13.5 rogrammed is		ods after the start of	ot line.		
Offset C1	4h-C17h			Display Siz	e Register		Reset Va	lue: 00EF02CFh
31:25	Reserved.							
24:16	DISPHEIGH	T (Display I	leight). Defin	es the height of	a displayed field ir	n lines. Program	med value equa	lls LINE – 1.
		-	to 239 (EFh).					
	For 720x576	PAL. set to	287 (11Fh).					

32579B

Bit	Description	
15:10	Reserved.	
9:0	DISPWIDTH (Display Width). Defines the width of the displayed video in 13.5 MH	Hz clock periods.
	If "Frame_Width" is the displayed frame width in pixels, the number programmed is	s Frame_Width – 1.
	For standard NTSC and PAL applications, the number programmed is 719 (2CFh)	
Offset C1	18h-C1Bh Closed Captioning Data Register	Reset Value: 00000000h
Offset C28 have an o	ster describes two closed captioning characters that are encoded onto the line progra (8h[4:0]) of the odd video field. These characters are encoded onto the video output o odd parity MSB bit. If characters 1 and 2 are not updated before the next VSYNC at the ded onto the line. Normally, closed captioning data is place on line 21 (CC_LINE = 11	only once. The characters written must ne start of a top field, NULL (0) characters
31:16	Reserved.	
15:8	CHAR2 (Second Closed Caption Character).	
7:0	CHAR1 (First Closed Caption Character).	
Offset C1	ICh-C1Fh Extended Data Services Data Register	Reset Value: 00000000h
ory Offset must have	ster describes two extended data services characters that are encoded onto the line p t C28h[4:0]) of the even video field. These characters are encoded onto the video ou e an odd parity MSB bit. If characters 1 and 2 are not updated before the next VSYN s are encoded onto the line. Normally, extended data services data is place on line 2 Reserved.	tput only once. The characters written C at the start of a bottom field, NULL (0)
15:8	CHAR2 (Second Extended Data Services Character).	
7:0	CHAR1 (First Extended Data Services Character).	
Offset C2		Reset Value: 00000000h
	Como Data Register	hesel value. 000000000
31:20	Reserved.	
31:20 19:0	Reserved.           CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Caption Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto	oning Control register (F4BAR0+Memory or bottom field according to the setting of
	<b>CGMS_DATA (CGMS Data).</b> This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Capti Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto	oning Control register (F4BAR0+Memory or bottom field according to the setting of
19:0	<b>CGMS_DATA (CGMS Data).</b> This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Capti Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0.
19:0 Offset C2	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Caption Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the complex control register. The bits are modulated onto the complex control register.         24h-C27h       WSS Data Register	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1
19:0 Offset C2 31:14 13:0	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register contains PAL "Wide Science Signalling Data). This register contains PAL "Wide Science Signalling Data). This register contains PAL "Wide Science Signalling Data). This register contains PAL "Wide Science Science Signalling Data). This register contains PAL "Wide Science Sci	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1
19:0 Offset C2 31:14 13:0	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         CAMPACTION OF THE COMPANY OF THE DATA (CGMS Data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         CAMPACTION OF THE CLOSED CAPTION OF THE DATA (CGMS Data Is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         CAPACT WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data]. This are modulated onto the video we field is modulated onto line 23 of PAL frames if bit 15 (WSE) of the Closed Caption (F4BAR0+Memory Offset C28h[15] = 1). The bits are modulated onto the video we were the state onto the video we were the state onto the video we were the state onto the video were the	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 vaveform in the order 0-13.
19:0 Offset C2 31:14 13:0 Offset C2	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Capti Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         Comparison of the field line specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Scree	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 raveform in the order 0-13. <b>Reset Value: 00000000h</b> s in PAL mode, the contents of the WSS
19:0 Offset C2 31:14 13:0 Offset C2 31:16	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Capti Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         24h-C27h         WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). The bits are modulated onto the video w         28h-C2Bh         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Data). This is asserted, and the encoder is	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 raveform in the order 0-13. <b>Reset Value: 00000000h</b> is in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset
19:0 Offset C2 31:14 13:0 Offset C2 31:16 15	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         24h-C27h         WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). The bits are modulated onto the video w         28h-C2Bh         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the Closed Captioning Control Register         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the CCGMS Odd Field Enable). If this bit is asserted, the contents of the CGMS	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 aveform in the order 0-13. <b>Reset Value: 00000000h</b> a in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset 2:8]).
19:0 Offset C2 31:14 13:0 Offset C2 31:16 15 14	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         24h-C27h         WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This bit is are modulated onto the video w         28h-C2Bh         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the CIOSed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the CIOSed Captioning Control Register         C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12]         CBE (CGMS Even Field Enable). If this bit is asserted, the contents of the CGMS         C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12]	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 raveform in the order 0-13. <b>Reset Value: 00000000h</b> s in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset 2:8]). S Data register are encoded in the even
19:0 Offset C2 31:14 13:0 Offset C2 31:16 15 14 13	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         24h-C27h         WSS Data Register         Reserved.         WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). The bits are modulated onto the video w         28h-C2Bh         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C28h[15] = 1). The bits are modulated onto line 23 of the Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the Closed Captioning Control Register         Closed Captioning Control Register         Reserved.         WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the CIGMS Odd Field Enable). If this bit is asserted, the contents of the CGMS C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12:8]).	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 raveform in the order 0-13. <b>Reset Value: 00000000h</b> s in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset 2:8]). S Data register are encoded in the even
19:0 Offset C2 31:14 13:0 Offset C2 31:16 15 14 13 12:8	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Captio Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto         24h-C27h       WSS Data Register         Reserved.       WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). The bits are modulated onto the video w         28h-C2Bh       Closed Captioning Control Register         Reserved.       WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12:0]).         CEE (CGMS Even Field Enable). If this bit is asserted, the contents of the CGMS field onto the line set in GCMS_LINE (bits [12:8]).         CGMS_LINE (CGMS Line). This bit field selects the line on which CGMS Data sh number minus 4". Normally set to 16 NTSC operation.	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 aveform in the order 0-13. <b>Reset Value: 00000000h</b> a in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset 2:8]). S Data register are encoded in the even hould be encoded. programmed with "line ed Captioning Data register
19:0 Offset C2 31:14 13:0 Offset C2 31:16 15 14 13 12:8 7	CGMS_DATA (CGMS Data). This bit field contains the NTSC (JAPAN) CGMS data the video signal on the field line specified in the CGMS_LINE bits of Closed Caption Offset C28h[12:8]). The data is modulated on to the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the specified line in the top and/o bits [14:13] in the Closed Captioning Control register. The bits are modulated onto the SPAL for the VSS Data Register         Reserved.       WSS_DATA (Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Data). This register contains PAL "Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C28h[15] = 1). The bits are modulated onto line 23 of the Closed Captioning Control Register         Reserved.       WSE (Wide Screen Signalling Enable). If this bit is asserted, and the encoder is Data register (F4BAR0+Memory Offset C24h[13:0]) are encoded onto line 23 of the CIGMS Odd Field Enable). If this bit is asserted, the contents of the CGMS C20h[19:0]) are encoded in the odd field onto the line set in GCMS_LINE (bits [12:0]).         CBE (CGMS Even Field Enable). If this bit is asserted, the contents of the CGMS field onto the line set in GCMS_LINE (bits [12:8]).         CGMS_LINE (CGMS Line). This bit field selects the line on which CGMS Data sh number minus 4". Normally set to 16 NTSC operation.         Reserved. Must be set to 0.       CCE (Closed Captioning Enable). If this bit is asserted, the contents of the Closed Captioning Enable). If this bit is asserted, the contents of the Closed caption.	oning Control register (F4BAR0+Memory or bottom field according to the setting of the video waveform in the order 19-0. <b>Reset Value: 00000000h</b> creen Signalling" data. The data in this ning Control register is set to 1 aveform in the order 0-13. <b>Reset Value: 00000000h</b> a in PAL mode, the contents of the WSS he bottom video field. Data register (F4BAR0+Memory Offset 2:8]). S Data register are encoded in the even hould be encoded. programmed with "line ed Captioning Data register et in CC_LINE (bits [4:0]). he Extended Data Services Data register

Bit	Description		
Offset C2	Ch-C2Fh	DAC Control Register	Reset Value: 0000020h
31:7	Reserved.		
6	TV_DAC_TEST (TV DA	C Glitch Test). When this bit is asserted, the TV DACs	operate in Test mode.
5	PDN (Power Down). W	hen asserted, the TV DACs are placed in power-down m	node.
4:3	VREF (VREF Select).	Selects the source for the voltage reference for the TV DA	ACs.
	00 & 01: Select interna	al bandgap reference.	
	10 & 11: Select extern	al voltage reference.	
2:0	TRIM. The value in this	field is used to adjust the internal voltage reference.	
Offset C5	i0h-C53h	VBI Scaler Register	Reset Value: 0000004h
31:17	Reserved.		
16	VBI_TEST_MODE (VB	I Test Mode). Precoded data (a square wave) sent as VI	BI data.
	0: Not precoded VBI d	ata.	
	1: Precoded VBI data.		
15:8	VBI_SCALE_GAIN (VBI Scale Gain). The VBI value for each pixel is multiplied by this value, and the result is divi		
	100		
	128.		

F4 Index 18h, Base Address Register 2 (F4BAR2) points to the base address of where the VIP Configuration registers

are located. Table 7-10 shows the memory mapped VIP support registers accessed through F4BAR2.

## Table 7-10. F4BAR2+Memory Offset: VIP Configuration Registers

Bit	Description	
Offset 00	n-03h Video Interface Port Configuration Register (R/W)	Reset Value: 00000000h
31:23	Reserved. Must be set to 0.	
22	VIP FIFO Bus Request Threshold. VIP FIFO issues a bus request when it is filled with 3	32 or 64 bytes.
	0: 64 bytes.	
	1: 32 bytes	
21	VBI Task B Store to Memory. When this bit is enabled, Raw VBI task B data is stored to	memory.
	0: Disable.	
	1: Enable.	
	This bit is relevant only if bit 18 (VBI Configuration Override) = 1 (enabled).	
20	VBI Task A Store to Memory. When this bit is enabled, Raw VBI task A data is stored to	memory.
	0: Disable.	
	1: Enable.	
	This bit is relevant only if bit 18 (VBI Configuration Override) = 1 (enabled).	
19	VBI Ancillary Store to Memory. When this bit is enabled, Raw VBI Ancillary data is store	ed to memory.
	0: Disable.	
	1: Enable.	
	This bit is relevant only if bit 18 (VBI Configuration Override) = 1 (enabled).	
18	VBI Configuration Override. When this bit is enabled, bits [21:19] override the setup spectrum	ecified in bits 17 and 16.
	0: Disable.	
17	VBI Data Task. Specifies the CCIR-656 video stream task used to store raw VBI data to	memory.
	0: Task B.	
	1: Task A.	
	This bit is relevant only if bit 16 (VBI Mode for CCIR-656) = 1 and bit 18 (VBI Configuration	on Override) = 0 (disabled).
16	VBI Mode for CCIR-656. Specifies the mode in which to store VBI data to memory.	
	0: Use CCIR-656 ancillary data to store VBI data to memory.	
	1: Use CCIR-656 video task A or B to store VBI data to memory, depending on the value	e of bit 17 (VBI Task).
45.0	This bit is only used if bit 18 (VBI Configuration Override) = 0 (disabled).	
15:2	Reserved. Set to 0.	
1:0	Video Input Port Mode. Selects VIP operating mode. 10: CCIR-656 mode.	
	All other decodes: Reserved.	
Offset 04		Reset Value: 00000000h
31:18	Reserved. Must be set to 0.	
17	Line Interrupt. When asserted, allows interrupt (INTC#) generation when the Video Curr	ent Line register (F4BAR2+ Mem
	ory Offset 10h) contents equal the Video Line Target Register (F4BAR2+ Memory Offset	14h) contents.
	0: Disable.	
	1: Enable.	
16	<b>Field Interrupt.</b> When asserted, allows interrupt (INTC#) generation at the end of a field ( current field). Interrupt generation can be enabled regardless of whether or not video cap	•
	0: Disable.	
	1: Enable.	
15:11	Reserved. Must be set to 0.	

Bit	Description
10	Auto-Flip. Video port operation mode.
	<ul> <li>0: The video port automatically detects the even and odd fields based on the VP_HREF and VP_VSYNC_IN signals or the CCIR-656 control codes.</li> </ul>
	1: The even/odd field detect logic is disabled and the video port automatically toggles between the even and odd buffers during capture. The odd buffer is the first to be filled in this mode.
	This bit must be programmed to 0 when Direct Video mode is used. Direct Video mode is used when VID_SEL = 10 (F4BAR0+Memory Offset 400h[1:0]). Otherwise the video select from the GX1 module. VID_SEL indicates the source of the video data.)
9	Capture (Store to Memory) VBI Data.
	0: Disable.
	1: Enable.
8	Capture (Store to Memory) Video Data.
	0: Disable.
	1: Enable.
7:2	Reserved. Must be set to 0.
1:0	Run Mode Capture. Selects capture run mode.
	00: Stop capture at end of current line.
	01: Stop capture at end of current field.
	10 Reserved.
	11: Start capture at beginning of next field.
Offset 08h	-0Bh Video Interface Status Register (R/W) Reset Value: xxxxxxxh
31:25	Reserved.(Read Only)
24	Current Field. (Read Only)
	0: Even field is being processed.
	1: Odd field is being processed.
23:22	Reserved. (Read Only)
21	<b>Base Register Not Updated. (Read Only)</b> When set to 1, this bit indicates that one of the base registers (at F4BAR2+Memory Offset 20h, 24h, 40h, and 44h) has been written but has not yet been updated.
	0: All base registers are updated.
	1: One or more of the base registers has not been updated.
20	FIFO Overflow Status Indication.
	0: No overflow occurred.
	1: An overflow occurred for the FIFO between the VIP and the Fast X-Bus.
	Writing a 1 to this bit clears the status.
19:18	Reserved. (Read Only)
17	Line Interrupt (INTC#) Pending Status.
	0: Interrupt not pending.
	1: Interrupt pending.
	Writing a 1 to this bit clears the status.
16	Field Interrupt (INTC) Pending Status.
	0: Interrupt not pending.
	1: Interrupt pending.
	Writing a 1 to this bit clears the status.
15:10	Reserved. (Read Only)
9	VBI Data Capture Active. (Read Only)
	0: VBI data is not being stored to memory.
	1: VBI data is now being stored to memory.

## Table 7-10. F4BAR2+Memory Offset: VIP Configuration Registers (Continued)

## Table 7-10. F4BAR2+Memory Offset: VIP Configuration Registers (Continued)

Bit	Description	
8	Video Data Capture Active. (Read Only)	
	0: Video data is not being stored to memory.	
	1: Video data is now being stored to memory.	
7:1	Reserved. (Read Only)	
0	Run Status. (Read Only)	
	0: Video port capture is not active.	
	1: Video port capture is in progress.	
Offset 0Ch	-0Fh Reserved	Reset Value: 00h
Offset 10h	-13h Video Current Line Register (RO)	Reset Value: xxxxxxxh
31:10	Reserved.	
9:0	Current Line. Indicates the video line currently being stored to memory. The count indicated start of each field.	d in this field is reset to 0 at the
Offset 14h	17h Video Line Target Register (R/W)	Reset Value: 00000000h
31:10	Reserved. Must be set to 0.	
9:0	Line Target. Indicates the video line to generate an interrupt on.	
Offset 18h	1Bh Odd Field VBI Line Enable Register (R/W)	Reset Value: 00000000h
31:24	Reserved.	
23:0	VBI Odd Field Line Enable. In Direct VBI mode, each of bits [23:0] enables a received odd directly to the TVOUT block.	field VBI line to be passed
	0: Disable the line.	
	1: Enable the line.	
Offset 1Ch	-1Fh Even Field VBI Line Enable Register (R/W)	Reset Value: 00000000h
31:24	Reserved.	
23:0	VBI Even Field Line Enable. In Direct VBI mode, each of bits [23:0] enables a received even directly to the TVOUT block.	en field VBI line to be passed
	0: Disable the line.	
	1: Enable the line.	
Offset 20h		Reset Value: 00000000h
	er specifies the base address in graphics memory where odd video field data are stored. Chai nning of the next field. The value in this register is 16-byte aligned.	nges to this register take effect
is (ti ba	his register is double-buffered. When a new value is written to this register, the new value is placer, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The his register) is not updated at this point. When the first data of the next field is stored to me use registers (including this one) are written to the appropriate base registers, and the "Base ared.	e Video Data Odd Base register mory, the pending values of all
31:0	Video Odd Base Address. Base address where odd video data are stored in graphics mem define the required address space.	ory. Bits [3:0] are always 0, and
Offset 24h	27h Video Data Even Base Register (R/W)	Reset Value: 00000000h
	er specifies the base address in graphics memory where even video field data are stored. Cha nning of the next field. The value in this register is 16-byte aligned.	anges to this register take effect
is (ti ba	his register is double-buffered. When a new value is written to this register, the new value is placer, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The his register) is not updated at this point. When the first data of the next field is stored to me use registers (including this one) are written to the appropriate base registers, and the "Base ared.	e Video Data Even Base register mory, the pending values of all
31:0	Video Even Base Address. Base address where even video data are stored in graphics me and define the required address space.	emory. Bits [3:0] are always 0,

## Table 7-10. F4BAR2+Memory Offset: VIP Configuration Registers (Continued)

Bit	Description	
Offset 28h		Reset Value: 00000000h
•	er specifies the logical width of the video data buffer. This value is added to the start of the line a e where video data are stored to memory. This value must be an integral number of DWORDs.	address to get the address of
31:16	Reserved.	
15:0	Video Data Pitch. Specifies the logical width of the video data buffer. Bits [1:0] are always 0.	
Offset 2Ch	-3Fh Reserved	Reset Value: 00000000h
Offset 40h	-43h VBI Data Odd Base Register (R/W)	Reset Value: 00000000h
	er specifies the base address in graphics memory where VBI data for odd fields are stored. Cha e beginning of the next field. The value in this register is 16-byte aligned.	nges to this register take
te (ti ba	his register is double-buffered. When a new value is written this register, the new value is placed r, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The v his register) is not updated at this point. When the first data of the next field is stored to memory ase registers (including this one) are written to the appropriate base registers, and the "Base eared.	VBI Data Odd Base Register ory, the pending values of all
31:0	VBI Odd Base Address. Base address where VBI data for odd fields is stored in graphics mer and define the required address space.	mory. Bits [3:0] are always 0
Offset 44h	-47h VBI Data Even Base Register (R/W)	Reset Value: 00000000h
•	er specifies the base address in graphics memory where VBI data for even fields is stored. Chang nning of the next field. The value in this register is 16-byte aligned.	ges to this register take effect
is (ti ba	his register is double-buffered. When a new value is written to this register, the new value is place ter, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The V his register) is not updated at this point. When the first data of the next field is stored to memory ase registers (including this one) are written to the appropriate base registers, and the "Base eared.	/BI Data Even Base Register bry, the pending values of all
31:0	VBI Even Base Address. Base address where VBI data for even fields is stored in graphics me and define the required address space.	emory. Bits [3:0] are always 0
Offset 48h	-4Bh VBI Data Pitch Register (R/W)	Reset Value: 00000000h
	er specifies the logical width of the VBI data buffer. This value is added to the start of the line add here VBI data are stored to memory. This value must be an integral number of DWORDs.	ress to get the address of the
31:16	Reserved.	
15:0	VBI Data Pitch. Specifies the logical width of the video data buffer. Bits [1:0] are always 0.	
Offset 4Ch	-1FFh Reserved	Reset Value: 00h

# Debugging and Monitoring

## 8.1 Testability (JTAG)

The Test Access Port (TAP) allows board level interconnection verification and chip production tests. An IEEE-1149.1a compliant test interface, TAP supports all IEEE mandatory instructions as well as several optional instructions for added functionality. See Table 8-1 for a summary of all instructions support. For further information on JTAG, refer to IEEE Standard 1149.1a-1993 Test Access Port and Boundary-Scan Architecture.

#### 8.1.1 Mandatory Instruction Support

The TAP supports all IEEE mandatory instructions, including:

• BYPASS.

Presents the shortest path through a given chip (a 1-bit shift register).

EXTEST
 Drives data leaded into the ITAC

Drives data loaded into the JTAG path (possibly with a SAMPLE/PRELOAD instruction) to output pins.

 SAMPLE/PRELOAD Captures chip inputs and outputs.

#### 8.1.2 Optional Instruction Support

The TAP supports the following IEEE optional instructions:

- IDCODE Presents the contents of the Device Identification register in serial format.
- CLAMP

Ensures that the Bypass register is connected between TDI and TDO, and then drives data that was loaded into the Boundary Scan register (e.g., via SAMPLE-PRELOAD instruction) to output signals. These signals do not change while the CLAMP instruction is selected.

HIZ

Puts all chip outputs in inactive (floating) state (including all pins that do not require a TRI-STATE output for normal functionality). Note that not all pull-up resistors are disabled in this state.

#### 8.1.3 JTAG Chain

Balls that are not part of the JTAG chain:

- TV DACs
- CRT DACs
- USB I/Os

Code	Instruction	Activity
000	EXTEST	Drives shifted data to output pins.
001	SAMPLE/PRELOAD	Captures inputs and system outputs.
010	IDCODE	Scans out device identifier.
011	HIZ	Puts all output and bidirectional pins in TRI-STATE mode.
100	CLAMP	Drives fixed data from Boundary Scan register.
101	Reserved	
110	Reserved	
111	BYPASS	Presents shortest external path through device.
110	Reserved	Presents shortest external path through device.

#### Table 8-1. JTAG Mode Instruction Support

## **Electrical Specifications**

This chapter provides information about:

- General electrical specifications
- DC characteristics
- AC characteristics
- Note: All voltage values in this chapter are with respect to  $V_{SS}$  unless otherwise noted.

## 9.1 General Specifications

#### 9.1.1 Electro Static Discharge (ESD)

This device is a high performance integrated circuit and is ESD sensitive. Handling and assembly of this device should be performed at ESD free workstations. Table 9-1 lists the ESD ratings of the SC1200/SC1201 processor.

#### Table 9-1. Electro Static Discharge (ESD)

Parameter	Units
Human Body Model (HBM)	2000V ESD
Machine Model (MM)	200V ESD

### 9.1.2 Power/Ground Connections and Decoupling

When testing and operating the SC1200/SC1201 processor, use standard high frequency techniques to reduce parasitic effects. For example:

- Filter the DC power leads with low-inductance decoupling capacitors.
- Use low-impedance wiring.
- Utilizing the PWR and GND pins.

#### 9.1.3 Absolute Maximum Ratings

Stresses beyond those indicated in the following table may cause permanent damage to the SC1200/SC1201 processor, reduce device reliability and result in premature failure, even when there is no immediately apparent sign of failure. Prolonged exposure to conditions at or near the absolute maximum ratings may also result in reduced device life span and reduced reliability.

**Note:** The values in the following table are stress ratings only. They do not imply that operation under other conditions is impossible.

Symbol	Parameter	Min	Max	Unit	Comments
T <sub>CASE</sub>	Operating case temperature	-10	110	°C	Note 1
T <sub>STORAGE</sub>	Storage temperature	-45	125	°C	Note 2
V <sub>CC</sub>	Supply voltage		See Table 9-3	V	
V <sub>MAX</sub>	Voltage on				·
	5V tolerant balls	-0.5	6.0	V	Note 3
	Others	-0.5	3.6	V	Note 3, Note 4
I <sub>IK</sub>	Input clamp current	-0.5	10	mA	Note 1
I <sub>ОК</sub>	Output clamp current		25	mA	Note 1

#### Table 9-2. Absolute Maximum Ratings

Note 1. Power applied - no clocks.

Note 2. No bias.

Note 3. Voltage min is -0.8V with a transient voltage of 20 ns or less.

Note 4. Voltage max is 4.0V with a transient voltage of 20 ns or less.

## 9.1.4 Operating Conditions

Table 9-3 lists the various power supplies of the SC1200/SC1201 processor and provides the device operating conditions.

Symbol (Note 1)	Parameter	Min	Тур	Max	Unit	Comments
T <sub>CASE</sub>	Operating case temperature	0	-	85	°C	
AV <sub>CCUSB</sub> AV <sub>CCCRT</sub> AV <sub>CCTV</sub>	Analog power supply. Powers internal analog cir- cuits and some external signals (see Table 9-4).	3.14	3.3	3.46	V	
V <sub>BAT</sub>	Battery supply voltage. Powers RTC and ACPI when $V_{BAT}$ is greater than $V_{SB}$ (by at least 0.5V), and some external signals (see Table 9-4).	2.4	3.0	3.46	V	
V <sub>IO</sub>	I/O buffer power supply. Powers most of the external signals (see Table 9-4); certain signals within this power plane are 5V tolerant.	3.14	3.3	3.46	V	
V <sub>CORE</sub>	Core processor and internal digital power supply. Powers internal digital logic, including internal frequency multipliers.	1.71	1.8	2.1	V	
V <sub>PLL2</sub> V <sub>PLL3</sub>	PLL. Internal Phase Locked Loops (PLLs) power supply.	3.14	3.3	3.46	V	
V <sub>SB</sub>	Standby power supply. Powers RTC and ACPI when $V_{SB}$ is greater than $V_{BAT}$ -0.5V, and some external signals (see Table 9-4).	3.14	3.3	3.46	V	
V <sub>SBL</sub>	Standby logic. Powers internal logic needed to support Standby $\mathrm{V}_{\mathrm{SB}}.$	1.71	1.8	2.1	V	
	$V_{SBL}$ requires a 0.1 $\mu F$ bypass capacitor to $V_{SS}.$					
V <sub>CCCRT</sub>	CRT DAC. Powers CRT DAC digital circuits.	1.71	1.8	2.1	V	

## Table 9-3. Operating Conditions

Note 1. For V<sub>IH</sub> (Input High Voltage), V<sub>IL</sub> (Input Low Voltage), I<sub>OH</sub> (Output High Current), and I<sub>OL</sub> (Output Low Current) operating conditions refer to Section 9.2 "DC Characteristics" on page 371.

#### Notes:

- 1) All power sources except  $V_{BAT}$  must be connected, even if the function is not used.
- 2)  $V_{SB}$  and  $V_{SBL}$  must be on if any other voltage is applied.  $V_{SB}$  and  $V_{BAT}$  voltages can be applied separately. See Section 9.3.16 "Power-Up Sequencing" on page 433.
- The power planes of the SC1200/SC1201 processor can be turned on or off. For more information, see Section 6.2.9 "Power Management Logic" on page 158.
- 4) It is recommended that the voltage difference between  $V_{CCCRT}$ ,  $V_{CORE}$  and  $V_{SBL}$  be less than 0.25V, in order to reduce leakage current. If the voltage difference exceeds 0.25V, excessive leakage current is used in gates that are connected on the boundary between voltage domains.
- 5) It is recommended that the voltage difference between  $V_{IO}$  and  $V_{SB}$  be less than 0.25V, in order to reduce leakage current. If the voltage difference exceeds 0.25V, excessive leakage current is used in gates that are connected on the boundary between voltage domains.

Table 9-4 indicates which power rails are used for each signal of the SC1200/SC1201 processor's external interface. Power planes not listed in this table are internal, and are not related to signals of the external interface.

Power Plane	Signal Names	V <sub>CC</sub> Balls	V <sub>SS</sub> Balls
Standby	GPWIO[0:2], LED#, ONCTL#, PWRBTN#, PWRCNT[1:2], THRM#, CLK32, IRRX1, RI2#, SDATA_IN2	V <sub>SB</sub>	V <sub>SS</sub>
Battery	X32I, X32O	V <sub>BAT</sub>	V <sub>SS</sub>
CRT DAC	RED, GREEN, BLUE, VREF, SETRES	AV <sub>CCCRT</sub>	AV <sub>SSCRT</sub>
TV DAC	CVBS, SVY, SVC, TVB, TVR, Cr, Cab, Y, TVREF, TVRSET, TVIOM, TVCOMP	AV <sub>CCTV</sub>	AV <sub>SSTV</sub>
USB	DPOS_PORT1, DNEG_PORT1, DPOS_PORT2, DNEG_PORT2, DPOS_PORT3, DNEG_PORT3	AV <sub>CCUSB</sub>	AV <sub>SSUSB</sub>
I/O	All other external interface signals	V <sub>IO</sub>	V <sub>SS</sub>

Table 9-4. Power Planes of External Interface Signals

## 9.1.5 DC Current

DC current is not a simple measurement. Three of the SC1200/SC1201 processor's power states (On, Active Idle, Sleep) were selected for measurement. For each power state measured, two functional characteristics (Typical Average, Absolute Maximum) are used to determine how much current the SC1200/SC1201 processor uses.

#### 9.1.5.1 Power State Parameter Definitions

The DC characteristics tables in this section list Core and I/O current for three of the power states. For more explanation on the SC1200/SC1201 processor's power states see Section 6.2.9 "Power Management Logic" on page 158.

- On (C0): All internal and external clocks with respect to the SC1200/SC1201 processor are running and all functional blocks inside the GX1 module (CPU Core, Memory Controller, Display Controller, etc.) are actively generating cycles. This is equivalent to the ACPI specification's "S0,C0" state.
- Active Idle (C1): The CPU Core has been halted, all other functional blocks (including the Display Controller for refreshing the display) are actively generating cycles. This state is entered when a HLT instruction is executed by the CPU Core. From a user's perspective, this state is indistinguishable from the On state and is equivalent to the ACPI specification's "S0,C1" state.
- Sleep (SL2): This is the lowest power state the SC1200/SC1201 processor can be in with voltage still applied to the device's core and I/O supply pins. This is equivalent to the ACPI specification's "S1" state.

#### 9.1.5.2 Definition and Measurement Techniques of Current Parameters

These parameters describe the current while the SC1200/SC1201 processor is in the On state:

- **Typical Average**: Indicates the average current used by the SC1200/SC1201 processor while in the On state. This is measured by running typical Windows applications in a typical display mode. In this case, 800x600x8 bpp at 75 Hz, 50 MHz DCLK using a background image of vertical stripes (4-pixel wide) alternating between black and white with power management disabled (to guarantee that the SC1200/SC1201 processor never goes into the Active Idle state). This number is provided for reference only since it can vary greatly depending on the usage model of the system.
- **Note:** This typical average should not be confused with the typical power numbers. Typical power is based on a combination of On (Typical Average) and Active Idle states.
- Absolute Maximum: Indicates the maximum instantaneous current used by the SC1200/SC1201 processor. CPU Core current is measured by running the Landmark Speed 200 benchmark test (with power management disabled) and measuring the peak current at any given instant during the test. I/O current is measured by running Microsoft Windows 98 and using a background image of vertical stripes (1-pixel wide) alternating between black and white at the maximum display resolution of each of the display type supported (CRT, TFT, and TV).

#### 9.1.5.3 Definition of System Conditions for Measuring On Parameters

The SC1200/SC1201 processor's current is highly dependent on two functional characteristics, DCLK (DOT clock) and SDRAM frequency. Table 9-5 shows how these factors are controlled when measuring the typical average and absolute maximum processor current parameters.

#### 9.1.5.4 DC Current Measurements

Table 9-6 and Table 9-7 show the DC current measurements of the SC1200/SC1201 processor. The SC1200/SC1201 processor supports TV, CRT, and TFT displays, but it is expected that generally only one display interface will be used. Power consumed by the SC1200/SC1201 processor is different with different displays. The CRT and TV DACs require current, while the TFT interface even though it has no DAC to power, also draws current while it is active. The CRT and TV DACs and the TFT interface are presented as separate line items. The chosen display type I/O current should be added to the Typical, Absolute Maximum, and Active Idle I/O currents to get total current.

## Table 9-5. System Conditions Used to Measure SC1200/SC1201 Current During On State

	System Conditions			
CPU Current Measurement	V <sub>CORE</sub> (Note 1)	V <sub>IO</sub> (Note 1)	DCLK Frequency	SDRAM Frequency
Typical Average	Nominal	Nominal	50 MHz (Note 2)	Nominal
Absolute Maximum	Мах	Max	135 MHz (Note 3)	Мах

Note 1. See Table 9-3 on page 366 for nominal and maximum voltages.

Note 2. A DCLK frequency of 50 MHz is derived by setting the display mode to 800x600x8 bpp at 75 Hz, using a display image of vertical stripes (4-pixel wide) alternating between black and white with power management disabled.

Note 3. A DCLK frequency of 135 MHz is derived by setting the display mode to 1280x1024x8 bpp at 75 Hz, using a display image of vertical stripes (1-pixel wide) alternating between black and white with power management disabled.

Symbol	Parameter (Note 1)	Typ Avg	Abs Max	Unit	Comments
I <sub>CC3ON</sub>	$f_{CLK}$ = 266 MHz, I/O Current @ V <sub>IO</sub> = 3.3V (Nominal); CPU state = On, excludes TFT interface contribution and DACs	240	260	mA	I <sub>CC</sub> for V <sub>IO</sub>
ICOREON	f <sub>CLK</sub> = 266 MHz, Core Current @ V <sub>CORE</sub> = 1.8V (Nominal); CPU state = On	900	1090	mA	I <sub>CC</sub> for V <sub>CORE</sub>
I <sub>SBON</sub>	SB Current @ V <sub>SB</sub> = 3.3V (Nominal); CPU state = On	1	2	mA	
I <sub>SBLON</sub>	SBL Current @ V <sub>SBL</sub> = 1.8V (Nominal); CPU state = On	10	20	mA	
I <sub>CC3ONTFT</sub>	I/O current contribution if TFT display is used	30	50	mA	
I <sub>CCTV</sub>	If TV interface is used: CCTV Current @ $V_{CCTV} = 3.3$ (Nominal); CPU state = On	120	150	mA	
ICCCRT	If CRT interface is used: CCCRT Current @ V <sub>CCCRT</sub> = 3.3 (Nominal); CPU state = On	60	80	mA	

#### Table 9-6. DC Characteristics for On State

Note 1.  $f_{CLK}$  ratings refer to internal clock frequency.

Symbol	Parameter (Note 1)	Min	Тур	Max	Unit	Comments
I <sub>CC3IDLE</sub>	f <sub>CLK</sub> = 266 MHz, I/O Current @ V <sub>IO</sub> = 3.3V (Nominal); CPU state = Active Idle		240		mA	I <sub>CC</sub> for V <sub>IO</sub>
I <sub>CC3SLP</sub>	I/O Current @ V <sub>IO</sub> = 3.3V (Nominal); CPU state = Sleep		20	30	mA	I <sub>CC</sub> for V <sub>IO</sub> , Note 2
ICOREIDLE	f <sub>CLK</sub> = 266 MHz, Core Current @ V <sub>CORE</sub> = 1.8V (Nominal); CPU state = Active Idle		380		mA	I <sub>CC</sub> for V <sub>CORE</sub>
I <sub>CORESLP</sub>	Core Current @ V <sub>CORE</sub> = 1.8V (Nominal); CPU state = Sleep		20	30	mA	I <sub>CC</sub> for V <sub>CORE</sub> , Note 2
I <sub>SBOFF</sub>	SB Current @ V <sub>SB</sub> = 3.3V (Nominal); CPU state = Off		<1		mA	
I <sub>SBLOFF</sub>	SBL Current @ V <sub>SBL</sub> = 1.8V (Nominal); CPU state = Off		<1		mA	I <sub>CC</sub> for V <sub>SBL</sub> , Note 3
I <sub>BAT</sub>	BAT Current @ V <sub>BAT</sub> = 3.0 (Nominal); CPU state = Off		7	15	μA	T <sub>C</sub> = 25°C, Note 4
I <sub>BAT</sub>	BAT Current @ V <sub>BAT</sub> = 3.0 (Nominal); CPU state = Off		7	50	μA	$T_{C} = 25^{\circ}C$

Table 9-7. DC Characteristics for Active Idle, Sleep, and Off States

Note 1. f<sub>CLK</sub> ratings refer to internal clock frequency.

Note 2. All inputs are at 0.2V or  $V_{IO} - 0.2$  (CMOS levels). All inputs are held static, and all outputs are unloaded (static I<sub>OUT</sub> = 0 mA).

Note 3. All V<sub>SBL</sub> supplied inputs are at 0.2V or V<sub>SBL</sub> – 0.2 (CMOS levels). All inputs are held static, and all outputs are unloaded (static I<sub>OUT</sub> = 0 mA).

Note 4. Applies to SC1201UFH-266B and SC1200UFH-266BF. Non-B suffix parts have a maximum I<sub>BAT</sub> current of 50 μA (see Section A.1 "Order Information" on page 441).

## 9.1.6 Ball Capacitance and Inductance

Table 9-8 gives ball capacitance and inductance values.

Symbol	Parameter	Min	Тур	Max	Unit	Comment
C <sub>IN</sub>	Input Pin Capacitance		4	7	pF	Note 1
C <sub>IN</sub>	Clock Input Capacitance	5	8	12	pF	Note 1
C <sub>IO</sub>	I/O Pin Capacitance		10	12	pF	Note 1
C <sub>O</sub>	Output Pin Capacitance		6	8	pF	Note 1
L <sub>PIN</sub>	Pin Inductance			20	nH	Note 2

Table 9-8. Ball Capacitance and Inductance

Note 1.  $T_A = 25^{\circ}C$ , f = 1 MHz. All capacitances are not 100% tested.

Note 2. Not 100% tested.

## 9.1.7 Pull-Up and Pull-Down Resistors

The following table lists input balls that are internally connected to a pull-up (PU) or pull-down (PD) resistor. If these balls are not used, they do not require connection to an external PU or PD resistor.

Note:	The resistors described in this table are imple-
	mented as transistors. The resistance for PUs
	assumes $V_{\text{IN}}$ = $V_{\text{SS}}$ and for PDs assumes $V_{\text{IN}}$ =
	V <sub>IO</sub> .

Signal Name	Ball No.	PU/PD	Typ Value [Ω] (Note 1)
PCI			
FRAME#	D8	PU	22.5K
C/BE[3:0]#	H4, F3, J2, L1	PU	22.5K
PAR	J4	PU	22.5K
IRDY#	F2	PU	22.5K
TRDY#	F1	PU	22.5K
STOP#	G1	PU	22.5K
LOCK#	H3	PU	22.5K
DEVSEL#	E4	PU	22.5K
PERR#	H2	PU	22.5K
SERR#	H1	PU	22.5K
REQ[1:0]#	A5, B5	PU	22.5K
INTA#	D26	PU	22.5K
INTB#	C26	PU	22.5K
INTC#	C9	PU	22.5K
INTD#	AA2	PU	22.5K
Low Pin Count (	LPC)		•
LAD[3:0]	L29, L30, L31, M28	PU	22.5K
LDRQ	L28	PU	22.5K
SERIRQ	J31	PU	22.5K
System (Straps)	)		
CLKSEL[3:0]	P30, D29, AF3, B8	PD	100K
BOOT16	C8	PD	100K
TFT_PRSNT	P29	PD	100K
LPC_ROM	D6	PD	100K
FPCI_MON	A4	PD	100K
DID[1:0]	C6, C5	PD	100K
ACCESS.bus (N	ote 2)		
AB1C	N31	PU	22.5K
AB1D	N30	PU	22.5K
AB2C	N29	PU	22.5K
AB2D	M29	PU	22.5K
Parallel Port			
AFD#/DSTRB#	D22	PU	22.5K
PE	D17	PUNote 2	22.5K
		PDNote 2	22.5K
SLIN#/ASTRB#	B20	PU	22.5K
STB#/WRITE#	A22	PU	22.5K
INIT#	B21	PU	22.5K
JTAG			

### Table 9-9. Balls with PU/PD Resistors

Signal Name	Ball No.	PU/PD	Typ Value [Ω] (Note 1)			
ТСК	E31	PU	22.5K			
TMS	F28	PU	22.5K			
TDI	F29	PU	22.5K			
TRST#	E29	PU	22.5K			
GPIO (Note 2)						
GPIO1	D10, N30	PU	22.5K			
GPIO6	D28	PU	22.5K			
GPIO7	C30	PU	22.5K			
GPIO8	C31	PU	22.5K			
GPIO9	C28	PU	22.5K			
GPIO10	B29	PU	22.5K			
GPIO11	AJ8	PU	22.5K			
GPIO12	N29	PU	22.5K			
GPIO13	M29	PU	22.5K			
GPIO14	D9	PU	22.5K			
GPIO15	A8	PU	22.5K			
GPIO16	V31	PU	22.5K			
GPIO17	A10	PU	22.5K			
GPIO18	AG1	PU	22.5K			
GPIO19	C9	PU	22.5K			
GPIO20	A9, N31	PU	22.5K			
GPIO32	M28	PU	22.5K			
GPIO33	L31	PU	22.5K			
GPIO34	L30	PU	22.5K			
GPIO35	L29	PU	22.5K			
GPIO36	L28	PU	22.5K			
GPIO37	K31	PU	22.5K			
GPIO38	K28	PU	22.5K			
GPIO39	J31	PU	22.5K			
Power Managem	ent					
PWRBTN#	AH5	PU	100K			
GPWIO[2:0]	AJ6, AK5, AH6	PU	100K			
Test and Measu	rement					
GTEST	F30	PD	22.5K			
Note 1. Accuracy is: 22.5 KO resistors are within a range of 20						

Note 1. Accuracy is: 22.5 K $\Omega$  resistors are within a range of 20 K $\Omega$  to 50 K $\Omega$ . 100 K $\Omega$  resistors are within a range of 90 K $\Omega$  to 250 K $\Omega$ .

Note 2. Controlled by software.

## 9.2 DC Characteristics

Table 9-10 describes the signal buffer types of the SC1200/SC1201 processor. (See Table 3-2 on page 29 for each signal's buffer type.) The subsections that follows provide detailed DC characteristics according to buffer type.

Symbol	Description	Reference
Diode	Diodes only, no buffer	
IN <sub>AB</sub>	Input, ACCESS.bus compatible with Schmitt Trigger	Section 9.2.1
IN <sub>BTN</sub>	Input, TTL compatible with Schmitt Trigger, low leakage	Section 9.2.2
IN <sub>PCI</sub>	Input, PCI compatible	Section 9.2.3
IN <sub>STRP</sub>	Input, Strap ball (min $V_{IH}$ is 0.6 $V_{IO}$ ) with weak pull-down	Section 9.2.4
IN <sub>T</sub>	Input, TTL compatible	Section 9.2.5
IN <sub>TS</sub>	Input, TTL compatible with Schmitt Trigger type 200 mV	Section 9.2.6
IN <sub>TS1</sub>	Input, with Schmitt Trigger type 200 mV	Section 9.2.7
IN <sub>USB</sub>	Input, USB compatible	Section 9.2.8
O <sub>AC97</sub>	Output, Totem-Pole, AC97 compatible	Section 9.2.9
OD <sub>n</sub>	Output, Open-Drain, capable of sinking <i>n</i> mA, see Note 1	Section 9.2.10
OD <sub>PCI</sub>	Output, Open-Drain, PCI compatible	Section 9.2.11
O <sub>p/n</sub>	Output, Totem-Pole, capable of sourcing $p$ mA and sinking $n$ mA	Section 9.2.12
O <sub>PCI</sub>	Output, PCI compatible, TRI-STATE	Section 9.2.13
O <sub>USB</sub>	Output, USB compatible	Section 9.2.14
TS <sub>p/n</sub>	Output, TRI-STATE, capable of sourcing $p$ mA and sinking $n$ mA	Section 9.2.15
WIRE	Wire, no buffer	

## Table 9-10. Buffer Types

Note 1. Output from these signals is open-drain and cannot be forced high.

## 9.2.1 IN<sub>AB</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	1.4		V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.8	V	
I <sub>IL</sub>	Input Leakage Current		10	μΑ	$V_{IN} = V_{IO}$
			-10	μΑ	$V_{IN} = V_{SS}$
V <sub>HIS</sub>	Input hysteresis	150		mV	

Note 1. Not 100% tested.

## 9.2.2 IN<sub>BTN</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>SB</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.8	V	
IIL	Input Leakage Current		5	μΑ	V <sub>IN</sub> = V <sub>SB</sub>
			-36	μA	$V_{IN} = V_{SS}$
V <sub>HIS</sub>	Input Hysteresis	250		mV	Note 1

Note 1. Not 100% tested.

## 9.2.3 IN<sub>PCI</sub> DC Characteristics

Note that the buffer type for PCICLK (ball A7) is  $IN_T$  - not  $IN_{PCI}$ .

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	0.5V <sub>IO</sub>	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.3V <sub>IO</sub>	V	
V <sub>IPU</sub>	Input Pull-up Voltage	0.7V <sub>IO</sub>		V	Note 2
IIL	Input Leakage Current		+/-10	μΑ	$0 < V_{IN} < V_{IO}$ , Note 3, Note 4

Note 1. Not 100% tested.

Note 2. Not 100% tested. This parameter indicates the minimum voltage to which pull-up resistors are calculated in order to pull a floated network.

Note 3. Input leakage currents include HiZ output leakage for all bidirectional buffers with TRI-STATE outputs.

Note 4. See Exceptions 2 and 3 in Section 9.2.15.1 on page 375.

## 9.2.4 IN<sub>STRP</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	0.6V <sub>IO</sub>	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage		0.3V <sub>IO</sub>	V	
IIL	Input Leakage Current		36	μΑ	During Reset: V <sub>IN</sub> = V <sub>IO</sub>
			-10	μΑ	$V_{IN} = V_{SS}$

Note 1. Not 100% tested.

## 9.2.5 IN<sub>T</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.8	V	
IIL	Input Leakage Current		10	μΑ	V <sub>IN</sub> = V <sub>IO</sub>
			-10	μΑ	$V_{IN} = V_{SS}$

Note 1. Not 100% tested.

## 9.2.6 IN<sub>TS</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.8	V	
IIL	Input Leakage Current		10	μΑ	V <sub>IN</sub> = V <sub>IO</sub>
			-10	μΑ	V <sub>IN</sub> = V <sub>SS</sub>
V <sub>H</sub>	Input Hysteresis	200		mV	

Note 1. Not 100% tested.

## 9.2.7 IN<sub>TS1</sub> DC Characteristics


Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	0.5V <sub>IO</sub>	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.3V <sub>IO</sub>	V	
I <sub>IL</sub>	Input Leakage Current		10	μΑ	V <sub>IN</sub> = V <sub>IO</sub>
			-10	μΑ	V <sub>IN</sub> = V <sub>SS</sub>
V <sub>HIS</sub>	Input Hysteresis	200		mV	Note 1

Note 1. Not 100% tested.

## 9.2.8 IN<sub>USB</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>IO</sub> +0.3 (Note 1)	V	
V <sub>IL</sub>	Input Low Voltage	-0.5 (Note 1)	0.8	V	
I <sub>IL</sub>	Input Leakage Current		10	μA	V <sub>IN</sub> = V <sub>IO</sub>
			-10	μA	$V_{IN} = V_{SS}$
V <sub>DI</sub>	Differential Input Sensitivity	0.2		V	(D+)-(D-)  and Figure 9-1
$V_{CM}$	Differential Common Mode Range	0.8	2.5	V	Includes V <sub>DI</sub> Range
$V_{SE}$	Single Ended Receiver Threshold	0.8	2.0	V	

Note 1. Not 100% tested.



## Figure 9-1. Differential Input Sensitivity for Common Mode Range

## 9.2.9 O<sub>AC97</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>OH</sub>	Output High Voltage	0.9V <sub>IO</sub>		V	I <sub>OH</sub> = -5 mA
V <sub>OL</sub>	Output Low Voltage		0.1V <sub>IO</sub>	V	I <sub>OL</sub> = 5 mA

## 9.2.10 OD<sub>n</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>OL</sub>	Output Low Voltage		0.4	V	$I_{OL} = n mA$

## 9.2.11 OD<sub>PCI</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>OL</sub>	Output Low Voltage		0.1V <sub>IO</sub>	V	l <sub>OL</sub> = 1500 μA

## 9.2.12 O<sub>p/n</sub> DC Characteristics

Symbol	Parameter	Min	Мах	Unit	Comments
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = <i>-p</i> mA
V <sub>OL</sub>	Output Low Voltage		0.4	V	$I_{OL} = n mA$

## 9.2.13 O<sub>PCI</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>OH</sub>	Output High Voltage	0.9V <sub>IO</sub>		V	l <sub>OH</sub> = -500 μA
V <sub>OL</sub>	Output Low Voltage		0.1V <sub>IO</sub>	V	l <sub>OL</sub> =1500 μA

## 9.2.14 O<sub>USB</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>USB_OH</sub>	Output High Voltage	2.8	3.6 (Note 1)	V	$I_{OH}$ = -0.25 mA R <sub>L</sub> = 15 KΩ to GND
V <sub>USB_OL</sub>	Output Low Voltage		0.3	V	$I_{OL}$ = 2.5 mA R <sub>L</sub> = 1.5 KΩ to 3.6V
t <sub>USB_CRS</sub>	Output Signal Crossover Voltage	1.3	2.0	V	

Note 1. Tested by characterization.

## 9.2.15 TS<sub>p/n</sub> DC Characteristics

Symbol	Parameter	Min	Max	Unit	Comments
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = - <i>p</i> mA
V <sub>OL</sub>	Output Low Voltage		0.4	V	$I_{OL} = n mA$

#### 9.2.15.1 Exceptions

- 1)  $I_{OH}$  is valid for a GPIO pin only when it is not configured as open-drain.
- 2) Signals with internal pull-ups have a maximum input leakage current of:  $-\left(\frac{V_{power} V_{IN}}{R(pull up)}\right)$ Where  $V_{power}$  is  $V_{IO}$ , or  $V_{SB}$ .
- 3) Signals with internal pull-downs have a maximum input leakage current of:  $+\left(\frac{V_{IN}-V_{SS}}{R(pull-down)}\right)$

## 9.3 AC Characteristics

The tables in this section list the following AC characteristics:


- · Output delays
- Input setup requirements
- Input hold requirements
- · Output float delays
- Power-up sequencing requirements

The default levels for measurement of the rising clock edge reference voltage ( $V_{REF}$ ), and other voltages are shown in Table 9-11. Input or output signals must cross these levels during testing. Unless otherwise specified, all measurement points in this section conform to these default levels.

## Table 9-11. Default Levels for Measurement of Switching Parameters

Symbol	Parameter	Value (V)
V <sub>REF</sub>	Reference Voltage	1.5
V <sub>IHD</sub>	Input High Drive Voltage	2.0
V <sub>ILD</sub>	Input Low Drive Voltage	0.8
V <sub>OHD</sub>	Output High Drive Voltage	2.4
V <sub>OLD</sub>	Output Low Drive Voltage	0.4

All AC tests are at  $V_{IO}$  = 3.14V to 3.46V (3.3V nominal), T<sub>C</sub> = 0 <sup>o</sup>C to 85 <sup>o</sup>C, C<sub>L</sub> = 50 pF, unless otherwise specified.




Legend: A = Maximum Output or Float Delay Specification

- B = Minimum Output or Float Delay Specification
- C = Minimum Input Setup Specification
- D = Minimum Input Hold Specification

Figure 9-2. General Drive level and Measurement Points

## 9.3.1 Memory Controller Interface

The minimum input setup and hold times described in Figure 9-3 (legend C and D) define the smallest acceptable sampling window during which a synchronous input signal must be stable to ensure correct operation.



D = Minimum Input Hold

Figure 9-3. Memory Controller Drive Level and Measurement Points

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>1</sub>	Control output valid from SDCLK[3:0]	-3.0 + (x ∗ y)	0.1 + (x ∗ y)	ns	Note 1, Note 2
t <sub>2</sub>	MA[12:0], BA[1.0] output valid from SDCLK[3:0]	-3.2 + (x × y)	0.1 + (x <sub>*</sub> y)	ns	Note 2
t <sub>3</sub>	MD[63:0] output valid from SDCLK[3:0]	-2.2 + (x * y)	0.7 + (x × y)	ns	Note 2
t <sub>4</sub>	MD[63:0] read data in setup to SDCLK_IN	1.3		ns	
t <sub>5</sub>	MD[63:0] read data hold to SDCLK_IN	2.0		ns	
t <sub>6</sub>	SDCLK[3:0], SDCLK_OUT cycle time	8.3	13.5	ns	
t <sub>7</sub>	SDCLK[3:0], SDCLK_OUT fall/rise time between (V <sub>OLD</sub> -V <sub>OHD</sub> )		2	ns	
t <sub>9</sub>	$\begin{array}{l} \text{SDCLK\_IN fall/rise time between} \\ (\text{V}_{\text{ILD}}\text{-}\text{V}_{\text{IHD}}) \end{array}$		2	ns	
t <sub>10</sub>	SDCLK[3:0], SDCLK_OUT high time	3.0			
t <sub>11</sub>	SDCLK[3:0], SDCLK_OUT low time	2.5)			


Table 9-12. Memory Controller Timing Parameters

Note 1. Control output includes all the following signals: RASA#, CASA#, WEA#, CKEA, DQM[7:0], and CS[1:0]#. Load = 50 pF, V<sub>CORE</sub> = 1.8V, V<sub>IO</sub> = 3.3V, @25°C.

Note 2. Use the Min/Max equations [value+(x \* y)] to calculate the actual output value. x is the shift value which is applied to the SHFTSDCLK field, and y is 0.45 the core clock period. Note that the SHFTSDCLK field = GX\_BASE+Memory Offset 8404h[5:3]. Refer to the AMD Geode<sup>™</sup> GX1 Processor Data Book for more information.

For example, for a 266 MHz SC1200/SC1201 processor running an 88.7 MHz SDRAM clock, with a shift value of 3: t1 Min = -3 + (3 \* (3.76 \* 0.45)) = 2.08 ns

t1 Max = 0.1 + (3 \* (3.76 \* 0.45)) = 5.18 ns








Figure 9-5. Read Data In Setup and Hold Timing Diagram

## 9.3.2 Video Port (VP) Interface

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>VP_C</sub>	VPCKIN cycle time	18		ns	
t <sub>VP_S</sub>	Video Port input setup time before VPCKIN rising edge	6		ns	
t <sub>VP_H</sub>	Video Port input hold time after VPCKIN rising edge	0		ns	
t <sub>VPCK_FR</sub>	VPCKIN fall/rise time	-	2	ns	Note 1
t <sub>VPCK_D</sub>	VPCKIN duty cycle	35	/65	%	

Table 9-13. Video Input Port Timing Parameters

Note 1. Guaranteed by characterization.




Figure 9-6. Video Input Port Timing Diagram

	•		5		
Symbol	Parameter	Min	Max	Unit	Comments
t <sub>VP_C</sub>	VOPCK cycle time	36	38	ns	
t <sub>VP_V</sub>	Video Port output data valid after VOPCK rising edge		15	ns	
t <sub>VP_H</sub>	Video Port output data hold after VOPCK rising edge	0		ns	
t <sub>VPCK_FR</sub>	VOPCK fall/rise time		3.5	ns	C <sub>L</sub> = 40 pF, Note 1
t <sub>VPCK</sub>	VOPCK duty cycle	40	/60	%	

Table 9-14. Video Output Port Timing Parameters

Note 1. Guaranteed by characterization.




Figure 9-7. Video Output Port Timing Diagram

## 9.3.3 CRT and TFT Interface

Table 9-15 and Figure 9-8 describe the timing of the digital CRT interface of the SC1200/SC1201 processor. All measurement points in this table are identical to the voltage measurement levels described in Table 9-11 on page 376.

Note that signals DDC\_SCL and DDC\_SDA of the CRT interface are compliant with standard ACCESS.bus timing and are controlled by software.

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>OV</sub>	TFTD[17:0], TFTDE valid time after TFTDCK rising edge (multiplexed on IDE)	0	8	ns	
t <sub>OV</sub>	TFTD[17:0], TFTDE valid time after TFTDCK rising edge (multiplexed on Parallel Port)	0	4	ns	
<sup>t</sup> CLK_RF	TFTDCK rise/fall time between 0.8V and 2.0V		3	ns	Note 1
t <sub>CLK_P</sub>	TFTDCK period time (multiplexed on IDE)	25		ns	
t <sub>CLK_P</sub>	TFTDCK period time (multiplexed on Parallel Port)	12.5		ns	
t <sub>CLK_D</sub>	TFTDCK duty cycle	40,	/60	%	

Table 9-15	TFT	Timing	Parameters
Table 3-13.		rinnig	r ai aiiieiei s

Note 1. Guaranteed by characterization.




Figure 9-8. TFT Timing Diagram

Symbol	Parameter (Note 1)	Min	Max	Unit	Comments
V <sub>FR</sub>	Full range output voltage	0.6	0.72	V	SETRES = 470 $R_L$ = 37.5 Digital input = FFh
I <sub>FR</sub>	Full range output current	16	19.2	mA	SETRES = 470 $R_L = 37.5$ Digital input = FFh
INL	Integral linearity error		±1	LSB	Note 2
DNL	Differential linearity error		±1	LSB	Note 3
t <sub>ST</sub>	Full-scale settling time		10	ns	C <sub>L</sub> = 40 pF, Note 4
t <sub>R</sub>	Rise time		4	ns	Note 5
DDM	DAC to DAC matching		5	%	
C <sub>OUT</sub>	Max output capacitance		15	pF	
PSRR	Power supply rejection ratio		3.5	%	At 0 to 1 MHz, Note 6

## Table 9-16. CRT VESA Compatible DAC (RED, GREEN, and BLUE Outputs)

Note 1. Black level = Blank level = 0 mA, 0V.

Note 2. The maximum difference between the ideal (straight) conversion line and the actual conversion curve.

Note 3. The maximum difference between the ideal step size (1 LSB) and any actual step size.

Note 4. The input changes from 00h to FFh. The time from output voltage at 50% of step change to output settling (within an error of  $\pm 1$  LSB) is the full-scale settling time.

Note 5. The input changes from 00h to FFh. The output changes from 10% to 90%.

Note 6.  $AV_{CCRT}$  changes within the range of 3V to 3.6V. Output voltage is measured for peak-to-peak maximum change. PSSR is the ratio of the measurement of output at  $AV_{CCRT} = 3.3V$ .

## 9.3.4 TV Interface

Symbol	Parameter	Min	Max	Unit	Comments			
RES	DAC Resolution		10	bits				
V <sub>FR</sub>	Full range output voltage		182	IRE	TVRSET to GND = $1140\Omega$ R <sub>L</sub> = 37.5 Digital input = 3FFh			
I <sub>FR</sub>	Full range output current	32.9	36.4	mA	TVRSET to GND = $1140\Omega$ R <sub>L</sub> = 37.5 Digital input = 3FFh			
INL	Integral linearity error		±1.5	LSB	Note 1			
DNL	Differential linearity error		±1.5	LSB	Note 2			
TVREF	Internal reference voltage	1.17	1.29	V	Typically 1.235V			
Gain Error	Gain Error		±5	%				
DDM	DAC to DAC matching		2.5	%				
R <sub>OUT</sub>	Output impedance		15	KΩ				
C <sub>OUT</sub>	Output capacitance		30	pF	I <sub>OUT</sub> = 0			
К	DAC constant		32		Note 3			
N <sub>T</sub>	Total Noise		-55	dB	Note 4			

## Table 9-17. TV DAC (4 Outputs: CVBS, SVY/TVR, SVC/TVB, CVBS/TVG)

Note 1. The maximum difference between the ideal (straight) conversion line and the actual conversion curve.

Note 2. The maximum difference between the ideal step size (1 LSB) and any actual step size.

Note 3.  $I_{OUT}$  (mA) = K x TVREF (V) / TVRSET ( $\Omega$ ).

Note 4. Not tested.

The following tables describe the timing for the ACCESS.bus signals.

Notes: 1) All ACCESS.bus timing is not 100% tested.

2) In this table tCLK = 1/24MHz = 41.7 ns.

#### Table 9-18. ACCESS.bus Input Timing Parameters

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>BUFi</sub>	Bus free time between Stop and Start condition	t <sub>SCLhigho</sub>			
t <sub>CSTOsi</sub>	AB1C/AB2C setup time	8 <sub>*</sub> t <sub>CLK</sub> - t <sub>SCLri</sub>			Before Stop condition
t <sub>CSTRhi</sub>	AB1C/AB2C hold time	8 ∗ t <sub>CLK</sub> - t <sub>SCLri</sub>			After Start condition
t <sub>CSTRsi</sub>	AB1C/AB2C setup time	8 ∗ t <sub>CLK</sub> - t <sub>SCLri</sub>			Before Start condition
t <sub>DHCsi</sub>	Data high setup time	2 ∗ t <sub>CLK</sub>			Before AB1C/AB2C rising edge
t <sub>DLCsi</sub>	Data low setup time	2 ∗ t <sub>CLK</sub>			Before AB1C/AB2C rising edge
t <sub>SCLfi</sub>	AB1D/AB2D fall time		300	ns	
t <sub>SCLri</sub>	AB1D/AB2D rise time		1	μs	
t <sub>SCLlowi</sub>	AB1C/AB2C low time	16 ∗ t <sub>CLK</sub>			After AB1C/AB2C falling edge
t <sub>SCLhighi</sub>	AB1C/AB2C high time	16 ∗ t <sub>CLK</sub>			After AB1C/AB2C rising edge
t <sub>SDAfi</sub>	AB1D/AB2D fall time		300	ns	
t <sub>SDAri</sub>	AB1D/AB2D rise time		1	μs	
t <sub>SDAhi</sub>	AB1D/AB2D hold time	0			After AB1C/AB2C falling edge
t <sub>SDAsi</sub>	AB1D/AB2D setup time	2 * t <sub>CLK</sub>			Before AB1C/AB2C rising edge

## Table 9-19. ACCESS.bus Output Timing Parameters

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>SCLhigho</sub>	AB1C/AB2C high time	K ∗ t <sub>CLK</sub> - 1 μs			After AB1C/AB2C rising edge, Note 1
t <sub>SCLlowo</sub>	AB1C/AB2C low time	K ∗ t <sub>CLK</sub> - 1 μs			After AB1C/AB2C falling edge
t <sub>BUFo</sub>	Bus free time between Stop and Start condition	t <sub>SCLhigho</sub>	1	μS	Note 2
t <sub>CSTOso</sub>	AB1C/AB2C setup time	t <sub>SCLhigho</sub>	1	μs	Before Stop condition, Note 2
t <sub>CSTRho</sub>	AB1C/AB2C hold time	t <sub>SCLhigho</sub>	1	μS	After Start condition, Note 2
t <sub>CSTRso</sub>	AB1C/AB2C setup time	t <sub>SCLhigho</sub>	1	μS	Before Start condition, Note 2
t <sub>DHCso</sub>	Data high setup time	t <sub>SCLhigho</sub> - t <sub>SDAro</sub>	1	μS	Before AB1C/AB2C rising edge, Note 2
t <sub>DLCso</sub>	Data low setup time	t <sub>SCLhigho</sub> - t <sub>SDAfo</sub>	1	μS	Before AB1C/AB2C rising edge, Note 2
t <sub>SCLfo</sub>	AB1D/AB2D signal fall time		300	ns	
t <sub>SCLro</sub>	AB1D/AB2D signal rise time		1	μs	

AMD Geode™ SC1200/SC1201 Processor Data Book

32579B

Symbol	Parameter	Min	Max	Unit	Comments			
t <sub>SDAfo</sub>	AB1D/AB2D signal fall time		300	ns				
t <sub>SDAro</sub>	AB1D/AB2D signal rise time		1	μS				
t <sub>SDAho</sub>	AB1D/AB2D hold time	7 * t <sub>CLK</sub> - t <sub>SCLfo</sub>			After AB1C/AB2C falling edge			
t <sub>SDAvo</sub>	AB1D/AB2D valid time		7 ∗ t <sub>CLK</sub> + t <sub>RD</sub>		After AB1C/AB2C falling edge			

 Table 9-19. ACCESS.bus Output Timing Parameters (Continued)

Note 1. K is determined by bits [7:1] of the ACBCTL2 register (LDN 05h/06h, Offset 05h).

Note 2.  $t_{SCLhigho}$  value depends on the signal capacitance and the pull-up value of the relevant pin.




Figure 9-9. ACB Signals: Rising and Falling Timing Diagram





Figure 9-10. ACB Start and Stop Condition Timing Diagram








Figure 9-12. ACB Data Bit Timing Diagram

#### 9.3.6 PCI Bus

The SC1200/SC1201 processor is compliant with PCI bus v2.1 specification. Relevant information from the PCI bus specification is provided below.

All parameters in Table 9-20 are not 100% tested. The parameters in this table are further described in Figure 9-14.

Symbol	Parameter	Min	Мах	Unit	Comments
I <sub>OH</sub> (AC)	Switching current high	-12V <sub>IO</sub>		mA	$0 < V_{OUT} \le 0.3 V_{IO,}$
(Note 1)		-17.1(V <sub>IO</sub> -V <sub>OUT</sub> )		mA	0.3V <sub>IO</sub> < V <sub>OUT</sub> < 0.9V <sub>IO</sub>
			Equation A (Figure 9-14)		0.7V <sub>IO</sub> < V <sub>OUT</sub> < V <sub>IO</sub>
	Test point (Note 2)		-32V <sub>IO</sub>	mA	$V_{OUT} = 0.7 V_{IO}$
I <sub>OL</sub> (AC)	Switching current low	16V <sub>IO</sub>		mA	$V_{IO} > V_{OUT} \ge 0.6 V_{IO}$
(Note 1)		26.7V <sub>OUT</sub>		mA	0.6V <sub>IO</sub> > V <sub>OUT</sub> > 0.1V <sub>IO</sub>
			Equation B (Figure 9-14)		0.18V <sub>IO</sub> >V <sub>OUT</sub> >0
	Test point (Note 2)		38V <sub>IO</sub>	mA	$V_{OUT} = 0.18 V_{IO}$
I <sub>CL</sub>	Low clamp current	-25+(V <sub>IN</sub> +1)/0.015		mA	-3 < V <sub>IN</sub> <u>&lt;</u> -1
I <sub>CH</sub>	High clamp current	25+(V <sub>IN</sub> -V <sub>IO</sub> -1)/0.015		mA	$V_{IO} + 4 > V_{IN} > V_{IO} + 1$
SLEW <sub>R</sub> (Note 3)	Output rise slew rate	1	4	V/ns	0.2V <sub>IO</sub> - 0.6V <sub>IO</sub> Load
$SLEW_F$	Output fall slew rate	1	4	V/ns	0.6V <sub>IO</sub> - 0.2V <sub>IO</sub> Load

Note 1. Refer to the V/I curves in Figure 9-14. This specification does not apply to PCICLK0, PCICLK1, and PCIRST# which are system outputs.

Note 2. Maximum current requirements are met when drivers pull beyond the first step voltage. Equations which define these maximum values (A and B) are provided with relevant diagrams in Figure 9-14. These maximum values are guaranteed by design.

Note 3. Rise slew rate does not apply to open-drain outputs. This parameter is interpreted as the cumulative edge rate across the specified range, according to the test circuit in Figure 9-13.




Figure 9-13. Testing Setup for PCI Slew Rate and Minimum Timing




Figure 9-14. V/I Curves for PCI Output Signals

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>CYC</sub>	PCICLK cycle time	30		ns	Note 1
t <sub>HIGH</sub>	PCICLK high time	11		ns	Note 2
t <sub>LOW</sub>	PCICLK low time	11		ns	Note 2
PCICLK <sub>sr</sub>	PCICLK slew Rate	1	4	V/ns	Note 3
PCIRST <sub>sr</sub>	PCIRST# slew Rate	50	-	mV/ns	Note 4

## Table 9-21. PCI Clock Parameters

Note 1. Clock frequency is between nominal DC and 33 MHz. Device operational parameters at frequencies under 16 MHz are not 100% tested. The clock can only be stopped in a low state.

Note 2. Guaranteed by characterization.

Note 3. Slew rate must be met across the minimum peak-to-peak portion of the clock waveform (see Figure 9-15).

Note 4. The minimum PCIRST# slew rate applies only to the rising (de-assertion) edge of the reset signal. See Figure 9-19 for PCIRST# timing.




Figure 9-15. PCICLK Timing and Measurement Points

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>VAL</sub>	PCICLK to signal valid delay (on the bus)	2	11	ns	Note 1, Note 2
t <sub>VAL</sub> (ptp)	PCICLK to signal valid delay (GNT#)	2	9	ns	Note 1, Note 2
t <sub>ON</sub>	Float to active delay	2		ns	Note 1, Note 3,
t <sub>OFF</sub>	Active to float delay		28	ns	Note 1, Note 3,
t <sub>SU</sub>	Input setup time to PCICLK (on the bus)	7		ns	Note 4
t <sub>SU</sub> (ptp)	Input setup time to PCICLK (REQ#)	6		ns	Note 4
t <sub>H</sub>	Input hold time from PCICLK	0		ns	Note 4
t <sub>RST</sub>	PCIRST# active time after power stable	1		ms	Note 3, Note 5
t <sub>RST-CLK</sub>	PCIRST# active time after PCICLK stable	100		μs	Note 3, Note 5
t <sub>RST-OFF</sub>	PCIRST# active to output float delay		40	ns	Note 3, Note 5, Note 6

 Table 9-22.
 PCI Timing Parameters

Note 1. See the timing measurement conditions in Figure 9-17.

Note 2. Minimum times are evaluated with same load used for slew rate measurement (as shown in note 3 of Table ); maximum times are evaluated with the load circuits shown in Figure 9-16, for high-going and low-going edges respectively.

Note 3. Not 100% tested.

Note 4. See the timing measurement conditions in Figure 9-18.

Note 5. PCIRST# is asserted and de-asserted asynchronously with respect to PCICLK (see Figure 9-19).

Note 6. All output drivers are asynchronously floated when PCIRST# is active.




Figure 9-16. Load Circuits for PCI Maximum Time Measurements

#### 9.3.6.1 Measurement and Test Conditions

Symbol	Value	Unit	Comments				
V <sub>TH</sub>	0.6 V <sub>IO</sub>	V	Note 1				
V <sub>TL</sub>	0.2 V <sub>IO</sub>	V	Note 1				
V <sub>TEST</sub>	0.4 V <sub>IO</sub>	V					
V <sub>STEP</sub> (rising edge)	0.285 V <sub>IO</sub>	V					
V <sub>STEP</sub> (falling edge)	0.615 V <sub>IO</sub>	V					
V <sub>MAX</sub>	0.4 V <sub>IO</sub>	V	Note 2				
Input signal edge rate	1	V/ns					

Table 9-23.	<b>Measurement Condition Parameters</b>
-------------	---

Note 1. The input test is performed with 0.1  $V_{IO}$  of overdrive. Timing parameters must not exceed this overdrive. Note 2.  $V_{MAX}$  specifies the maximum peak-to-peak waveform allowed for measuring input timing.





Figure 9-17. PCI Output Timing Measurement Conditions

Input

V<sub>TEST</sub>






Input Valid

 $V_{\text{TEST}}$ 

 $V_{TL}$ 



Note: The value of t<sub>FAIL</sub> is 500 ns (maximum) from the power rail which exceeds specified tolerance by more than 500 mV.



## 9.3.7 Sub-ISA Interface


All output timing is guaranteed for 50 pF load, unless otherwise specified. The ISA Clock divisor (defined in F0 Index 50h[2:0] of the Core Logic module) is 011.

Symbol	Parameter	Bus Width (Bits)	Туре	Min (ns)	Max (ns)	Figure	Comments
t <sub>RD1</sub>	MEMR#/DOCR#/RD#/TRDE# read active pulse width FE to RE	16	М	225		9-20	Standard
t <sub>RD2</sub>	MEMR#/DOCR#/RD#/TRDE# read active pulse width FE to RE	16	М	105		9-20	Zero wait state
t <sub>RD3</sub>	IOR#/RD#/TRDE# read active pulse width FE to RE	16	I/O	160		9-20	Standard
t <sub>RD4</sub>	IOR#/MEMR#/DOCR#/RD#/TRDE# read active pulse width FE to RE	8	M, I/O	520		9-20	Standard
t <sub>RD5</sub>	IOR#/MEMR#/DOCR#/RD#/TRDE# read active pulse width FE to RE	8	M, I/O	160		9-20	Zero wait state
t <sub>RCU1</sub>	MEMR#/DOCR#/RD#/TRDE# inactive pulse width	16	М	103		9-20	
t <sub>RCU2</sub>	MEMR#/DOCR#/RD#/TRDE# inactive pulse width	8	М	163		9-20	
t <sub>RCU3</sub>	IOR#/RD#/TRDE# inactive pulse width	8, 16	I/O	163		9-20	
t <sub>WR1</sub>	MEMW#/WR# write active pulse width FE to RE	16	М	225		9-21	Standard
t <sub>WR2</sub>	MEMW#/DOCW#/WR# write active pulse width FE to RE	16	М	105		9-21	Zero wait state
t <sub>WR3</sub>	IOW#/WR# write active pulse width FE to RE	16	I/O	160		9-21	Standard
t <sub>WR4</sub>	IOW#/MEMW#/DOCW#/WR# write active pulse width FE to RE	8	M, I/O	520		9-21	Standard
t <sub>WR5</sub>	IOW#/MEMW#/DOCW#/WR# write active pulse width FE to RE	8	M, I/O	160		9-21	Zero wait state
t <sub>WCU1</sub>	MEMW#/WR#/DOCW# inactive pulse width	16	М	103		9-21	
t <sub>WCU2</sub>	MEMW#/WR#/DOCW# inactive pulse width	8	М	163		9-21	
t <sub>WCU3</sub>	IOW#/WR# inactive pulse width	8, 16	I/O	163		9-21	
t <sub>RDYH</sub>	IOR#/MEMR#/RD#/DOCR#/IOW#/ MEMW#/WR#/DOCW# hold after IOCHRDY RE	8, 16	M, I/O	120		9-20 9-21	
t <sub>RDYA1</sub>	IOCHRDY valid after IOR#/MEMR#/ RD#/DOCR#/IOW#/MEMW#/WR#/ DOCW# FE	16	M, I/O		78	9-20 9-21	

## Table 9-24. Sub-ISA Timing Parameters


	Table 9-24. Sub-ISA Timing Parameters (Continued)							
Symbol	Parameter	Bus Width (Bits)	Туре	Min (ns)	Max (ns)	Figure	Comments	
t <sub>RDYA2</sub>	IOCHRDY valid after IOR#/MEMR#/ RD#/DOCR#/IOW#/MEMW#/WR#/ DOCW# FE	8	M, I/O		366	9-20 9-21		
t <sub>IOCSA</sub>	IOCS[1:0]#/DOCS#/ROMCS# driven active from A[23:0] valid	8, 16	M, I/O		34	9-20 9-21		
t <sub>IOCSH</sub>	IOCS[1:0]#/DOCS#/ROMCS# valid hold after A[23:0] invalid	8, 16	M, I/O	0		9-20 9-21		
t <sub>AR1</sub>	A[23:0]/BHE# valid before MEMR#/DOCR# active	16	М	34		9-20		
t <sub>AR2</sub>	A[23:0]/BHE# valid before IOR# active	16	I/O	100		9-20		
t <sub>AR3</sub>	A[23:0]/BHE# valid before MEMR#/DOCR#/IOR# active	8	M, I/O	100		9-20		
t <sub>RA</sub>	A[23:0]/BHE# valid hold after MEMR#/DOCR#/IOR# inactive	8, 16	M, I/O	25		9-20		
t <sub>RVDS</sub>	Read data D[15:0] valid setup before MEMR#/DOCR#/IOR# inactive	8, 16	M, I/O	24		9-20		
t <sub>RDH</sub>	Read data D[15:0] valid hold after MEMR#/DOCR#/IOR# inactive	8, 16	M, I/O	0		9-20		
t <sub>HZ</sub>	Read data floating after MEMR#/DOCR#/IOR# inactive	8, 16	M, I/O		41	9-20		
t <sub>AW1</sub>	A[23:0]/BHE# valid before MEMW#/DOCW# active	16	М	34		9-21		
t <sub>AW2</sub>	A[23:0]/BHE# valid before IOW# active	16	I/O	100		9-21		
t <sub>AW3</sub>	A[23:0]/BHE# valid before MEMW#/DOCW#/IOW# active	8	M, I/O	100		9-21		
t <sub>WA</sub>	A[23:0]/BHE# valid hold after MEMW#/DOCW#/IOW# invalid	8, 16	M, I/O	25		9-21		
t <sub>DV1</sub>	Write data D[15:0] valid after MEMW#/DOCW# active	8, 16	М	40		9-21		
t <sub>DV2</sub>	Write data D[15:0] valid after IOW# active	8	I/O	40		9-21		
t <sub>DV3</sub>	Write data D[15:0] valid after IOW# active	16	I/O	-23		9-21		
t <sub>WTR</sub>	TRDE# inactive after MEMW#/DOCW#/IOW# inactive	8, 16	M, I/O	20		9-21		
t <sub>DH</sub>	Write data D[15:0] after MEMW#/DOCW#/IOW# inactive	8, 16	M, I/O	45		9-21		
t <sub>DF</sub>	Write data D[15:0] goes TRI-STATE after MEMW#/DOCW#/IOW# inactive	8, 16	M, I/O		105	9-21		
t <sub>WDAR</sub>	Write data D[15:0] after read MEMR#/DOCR#/IOR#	8, 16	M, I/O	41		9-20		

## Table 9-24. Sub-ISA Timing Parameters (Continued)



Note: x indicates a numeric index for the relevant symbol.






Note: x indicates a numeric index for the relevant symbol.



#### 9.3.8 LPC Interface

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>VAL</sub>	Output Valid delay	0	17	ns	After PCICLK rising edge
t <sub>ON</sub>	Float to Active delay	2		ns	After PCICLK rising edge
t <sub>OFF</sub>	Active to Float delay		28	ns	After PCICLK rising edge
t <sub>SU</sub>	Input Setup time	7		ns	Before PCICLK rising edge
t <sub>HI</sub>	Input Hold time	0		ns	After PCICLK rising edge

Table 9-25. LPC and SERIRQ








Figure 9-23. LPC Input Timing Diagram

Downloaded from Elcodis.com electronic components distributor

#### 9.3.9 IDE Interface Timing

		•			
Symbol	Parameter	Min	Max	Unit	Comments
t <sub>IDE_FALL</sub>	IDE signals fall time (from $0.9V_{IO}$ to $0.1V_{IO}$ )	5		ns	C <sub>L</sub> = 40 pF
t <sub>IDE_RISE</sub>	IDE signals rise time (from $0.1V_{IO}$ to $0.9V_{IO}$ )	5		ns	C <sub>L</sub> = 40 pF
t <sub>IDE_RST_PW</sub>	IDE_RST# pulse width	25		μs	

Table 9-26. IDE General Timing Parameters




Figure 9-24. IDE Reset Timing Diagram


				Mode				
Symbol	Parameter	0	1	2	3	5	Unit	Comments
t <sub>0</sub>	Cycle time (min)	600	383	240	180	120	ns	Note 1
t <sub>1</sub>	Address valid to IDE_IOR[0:1]#/ IDE_IOW[0:1]# setup (min)	70	50	30	30	25	ns	
t <sub>2</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# pulse width 8-bit (min)	290	290	290	80	70	ns	Note 1
t <sub>2i</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# recovery time (min)	-	-	-	70	25	ns	Note 1
t <sub>3</sub>	IDE_IOW[0:1]# data setup (min)	60	45	30	30	20	ns	
t <sub>4</sub>	IDE_IOW[0:1]# data hold (min)	30	20	15	10	10	ns	
t <sub>5</sub>	IDE_IOR[0:1]# data setup (min)	50	35	20	20	20	ns	
t <sub>6</sub>	IDE_IOR[0:1]# data hold (min)	5	5	5	5	5	ns	
t <sub>6Z</sub>	IDE_IOR[0:1]# data TRI-STATE (max)	30	30	30	30	30	ns	Note 2
t <sub>9</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# to address valid hold (min)	20	15	10	10	10	ns	
t <sub>RD</sub>	Read data valid to IDE_IORDY[0:1] active (if IDE_IORDY[0:1] initially low after $t_A$ (min)	0	0	0	0	0	ns	
t <sub>A</sub>	IDE_IORDY[0:1] setup time	35	35	35	35	35	ns	Note 3
t <sub>B</sub>	IDE_IORDY[0:1] pulse width (max)	1250	1250	1250	1250	1250	ns	
t <sub>C</sub>	IDE_IORDY[0:1] assertion to release (max)	5	5	5	5	5	ns	

Table 9-27.	<b>IDE Register</b>	Transfer to/from	<b>Device Timine</b>	Parameters

Note 1. t<sub>0</sub> is the minimum total cycle time, t<sub>2</sub> is the minimum command active time, and t<sub>2i</sub> is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the command active time and the command inactive time. The three timing requirements of t<sub>0</sub>, t<sub>2</sub>, and t<sub>2i</sub> are met. The minimum total cycle time requirements is greater than the sum of t<sub>2</sub> and t<sub>2i</sub>. (This means that a host implementation can lengthen t<sub>2</sub> and/or t<sub>2i</sub> to ensure that t<sub>0</sub> is equal to or greater than the value reported in the device's IDENTIFY DEVICE data.)

Note 2. This parameter specifies the time from the rising edge of IDE\_IOR[0:1]# to the time that the data bus is no longer driven by the device (TRI-STATE).

Note 3. The delay from the activation of IDE\_IOR[0:1]# or IDE\_IOW[0:1]# until the state of IDE\_IORDY[0,1] is first sampled. If IDE\_IORDY[0:1] is inactive, then the host waits until IDE\_IORDY[0:1] is active before the PIO cycle is completed. If the device is not driving IDE\_IORDY[0:1] negated after activation ( $t_A$ ) of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#, then  $t_5$  is met and  $t_{RD}$  is not applicable. If the device is driving IDE\_IORDY[0:1] negated after activation ( $t_A$ ) of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#, then  $t_{RD}$  is met and  $t_5$  is not applicable.



#### Notes:

- 1) Device address consists of signals IDE\_CS[0:1]# and IDE\_ADDR[2:0].
- Negation of IDE\_IORDY0,1 is used to extend the PIO cycle. The determination of whether or not the cycle is to be extended is made by the host after t<sub>A</sub> from the assertion of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#.
- 3) Device never negates IDE\_IORDY[0:1]. Device keeps IDE\_IORDY[0:1] released, and no wait is generated.
- Device negates IDE\_IORDY[0:1] before t<sub>A</sub> but causes IDE\_IORDY[0:1] to be asserted before t<sub>A</sub>. IDE\_IORDY[0:1] is released, and no wait is generated.
- Device negates IDE\_IORDY[0:1] before t<sub>A</sub>. IDE\_IORDY[0:1] is released prior to negation and may be asserted for no more than 5 ns before release. A wait is generated.
- 6) The cycle completes after IDE\_IORDY[0:1] is reasserted. For cycles where a wait is generated and IDE\_IOR[0:1] is asserted, the device places read data on IDE\_DATA[15:0] for t<sub>RD</sub> before asserting IDE\_IORDY[0:1].

#### Figure 9-25. Register Transfer to/from Device Timing Diagram


				Mode				
Symbol	Parameter	0	1	2	3	4	Unit	Comments
t <sub>0</sub>	Cycle time (min)	600	383	240	180	120	ns	Note 1
t <sub>1</sub>	Address valid to IDE_IOR[0:1]#/IDE_IOW[0:1]# setup (min)	70	50	30	30	25	ns	
t <sub>2</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]#16-bit (min)	165	125	100	80	70	ns	Note 1
t <sub>2i</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# recovery time (min)	-	-	-	70	25	ns	Note 1
t <sub>3</sub>	IDE_IOW[0:1]# data setup (min)	60	45	30	30	20	ns	
t <sub>4</sub>	IDE_IOW[0:1]# data hold (min)	30	20	15	10	10	ns	
t <sub>5</sub>	IDE_IOR[0:1]# data setup (min)	50	35	20	20	20	ns	
t <sub>6</sub>	IDE_IOR[0:1]# data hold (min)	5	5	5	5	5	ns	
t <sub>6Z</sub>	IDE_IOR[0:1]# data TRI-STATE (max)	30	30	30	30	30	ns	Note 2
t <sub>9</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# to address valid hold (min)	20	15	10	10	10	ns	
t <sub>RD</sub>	Read Data Valid to IDE_IORDY[0,1] active (if IDE_IORDY[0:1] initially low after $t_A$ ) (min)	0	0	0	0	0	ns	
t <sub>A</sub>	IDE_IORDY[0:1] Setup time	35	35	35	35	35	ns	Note 3
t <sub>B</sub>	IDE_IORDY[0:1] Pulse Width (max)	1250	1250	1250	1250	1250	ns	
t <sub>C</sub>	IDE_IORDY[0:1] assertion to release (max)	5	5	5	5	5	ns	

Table 9-28.	IDE PIO Data	Transfer to/from	Device Timin	g Parameters
-------------	--------------	------------------	--------------	--------------

Note 1. t<sub>0</sub> is the minimum total cycle time, t<sub>2</sub> is the minimum command active time, and t<sub>2i</sub> is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the command active time and the command inactive time. The three timing requirements of t<sub>0</sub>, t<sub>2</sub>, and t<sub>2i</sub> are met. The minimum total cycle time requirement is greater than the sum of t<sub>2</sub> and t<sub>2i</sub>. (This means that a host implementation may lengthen t<sub>2</sub> and/or t<sub>2i</sub> to ensure that t<sub>0</sub> is equal to or greater than the value reported in the device's IDENTIFY DEVICE data.)

Note 2. This parameter specifies the time from the rising edge of IDE\_IOR[0:1]# to the time that the data bus is no longer driven by the device (TRI-STATE).

Note 3. The delay from the activation of IDE\_IOR[0:1]# or IDE\_IOW[0:1]# until the state of IDE\_IORDY[0:1] is first sampled. If IDE\_IORDY[0:1] is inactive, then the host waits until IDE\_IORDY[0:1] is active before the PIO cycle is completed. If the device is not driving IDE\_IORDY[0:1] negated after the activation ( $t_A$ ) of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#, then  $t_5$  is met and  $t_{RD}$  is not applicable. If the device is driving IDE\_IORDY[0:1] negated after the activation ( $t_A$ ) of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#, then  $t_{RD}$  is met and  $t_5$  is not applicable.



#### Notes:

- 1) Device address consists of signals IDE\_CS[0:1]# and IDE\_ADDR[2:0].
- Negation of IDE\_IORDY[0:1] is used to extend the PIO cycle. The determination of whether or not the cycle is to be extended is made by the host after t<sub>A</sub> from the assertion of IDE\_IOR[0:1]# or IDE\_IOW[0:1]#.
- 3) Device never negates IDE\_IORDY[0:1]. Devices keep IDE\_IORDY[0:1] released, and no wait is generated.
- Device negates IDE\_IORDY[0:1] before t<sub>A</sub> but causes IDE\_IORDY[0:1] to be asserted before t<sub>A</sub>. IDE\_IORDY[0:1] is released, and no wait is generated.
- 5) Device negates IDE\_IORDY[0:1] before t<sub>A</sub>. IDE\_IORDY[0:1] is released prior to negation and may be asserted for no more than 5 ns before release. A wait is generated.
- 6) The cycle completes after IDE\_IORDY[0:1] is reasserted. For cycles where a wait is generated and IDE\_IOR[0:1]# is asserted, the device places read data on IDE\_DATA[15:0] for t<sub>RD</sub> before asserting IDE\_IORDY[0:1].

#### Figure 9-26. PIO Data Transfer to/from Device Timing Diagram

			Mode			
Symbol	Parameter	0	1	2	Unit	Comments
t <sub>0</sub>	Cycle time (min)	480	150	120	ns	Note 1
t <sub>D</sub>	IDE_IOR[0:1]#/IDE_IOW[0:1]# (min)	215	80	70	ns	
t <sub>E</sub>	IDE_IOR[0:1]# data access (max)	150	60	50	ns	
t <sub>F</sub>	IDE_IOR[0:1]# data hold (min)	5	5	5	ns	
t <sub>G</sub>	IDE_IOW[0:1]#/IDE_IOW[0:1]# data setup (min)	100	30	20	ns	
t <sub>H</sub>	IDE_IOW[0:1]# data hold (min)	20	15	10	ns	
t <sub>l</sub>	IDE_DACK[0:1]# to IDE_IOR[0:1]#/IDE_IOW[0:1]# setup (min)	0	0	0	ns	
tj	IDE_IOR[0:1]#/IDE_IOW[0:1]# to IDE_DACK[0:1]# hold (min)	20	5	5	ns	
t <sub>KR</sub>	IDE_IOR[0:1]# negated pulse width (min)	50	50	25	ns	
t <sub>KW</sub>	IDE_IOW[0:1]# negated pulse width (min)	215	50	25	ns	
t <sub>LR</sub>	IDE_IOR[0:1]# to IDE_DREQ[0:1] delay (max)	120	40	35	ns	
t <sub>LW</sub>	IDE_IOW[0:1]# to IDE_DREQ0,1 delay (max)	40	40	35	ns	
t <sub>M</sub>	IDE_CS[0:1]# valid to IDE_IOR[0:1]#/IDE_IOW[0:1]# (min)	50	30	25	ns	
t <sub>N</sub>	IDE_CS[0:1]# hold	15	10	10	ns	
tz	IDE_DACK[0:1]# to TRI-STATE	20	25	25	ns	

Table 9-29. IDE Multiword DMA Data Transfer Timing Parameters

Note 1.  $t_0$  is the minimum total cycle time,  $t_D$  is the minimum command active time, and  $t_{KR}$  or  $t_{KW}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the command active time and the command inactive time. The three timing requirements of  $t_0$ ,  $t_D$  and  $t_{KR/KW}$ , are met. The minimum total cycle time requirement  $t_0$  is greater than the sum of  $t_D$  and  $t_{KR/KW}$ . (This means that a host implementation can lengthen  $t_D$  and/or  $t_{KR/KW}$  to ensure that  $t_0$  is equal to or greater than the value reported in the device's IDENTIFY DEVICE data.)

## IDE\_CS[1:0]# t<sub>M</sub> t<sub>N</sub> t<sub>0</sub> IDE\_DREQ0 t IDE\_DACK0# t t<sub>D</sub> t<sub>K</sub> ti IDE\_IOR0# IDE\_IOW0# ťΕ tz IDE\_DATA[15:0] t<sub>F</sub> t<sub>G</sub> IDE\_DATA[15:0] t<sub>G</sub> t<sub>H</sub>

#### Notes:

- For Multiword DMA transfers, the Device may negate IDE\_DREQ[0:1] within the tL specified time once IDE\_DACK[0:1 is asserted, and reassert it again at a later time to resume the DMA operation. Alternatively, if the device is able to cc tinue the transfer of data, the device may leave IDE\_DREQ[0:1] asserted and wait for the host to reasser IDE\_DACK[0:1]#.
- 2) This signal can be negated by the host to Suspend the DMA transfer in process.


#### Figure 9-27. Multiword DMA Data Transfer Timing Diagram

		Мо	de O	Мо	de 1	Мо	de 2		
Symbol	Parameter	Min	Мах	Min	Мах	Min	Max	Unit	Comments
t <sub>2CYC</sub>	Typical sustained average two cycle time	240		160		120		ns	
2010	Two cycle time allowing for clock variations (from rising edge to next rising edge or from falling edge to next falling edge of STROBE)	235		156		117		ns	
t <sub>CYC</sub>	Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE edge)	114		75		55		ns	
t <sub>DS</sub>	Data setup time (at recipient)	15		10		7		ns	
t <sub>DH</sub>	Data hold time (at recipient)	5		5		5		ns	
t <sub>DVS</sub>	Data valid setup time at sender (from data bus being valid until STROBE edge)	70		48		34		ns	
t <sub>DVH</sub>	Data valid hold time at sender (from STROBE edge until data may become invalid)	6		6		6		ns	
t <sub>FS</sub>	First STROBE time (for device to first negate IDE_IRDY[0:1] (DSTROBE[0:1]) from IDE_IOW[0:1]# (STOP[0:1]) during a data in burst)	0	230	0	200	0	170	ns	
t <sub>LI</sub>	Limited interlock time	0	150	0	150	0	150	ns	Note 1
t <sub>MLI</sub>	Interlock time with minimum	20		20		20		ns	Note 1
t <sub>UI</sub>	Unlimited interlock time	0		0		0		ns	Note 1
t <sub>AZ</sub>	Maximum time allowed for output drivers to release (from being asserted or negated)		10		10		10	ns	
t <sub>ZAH</sub>	Minimum delay time required for output driv-	20		20		20		ns	
t <sub>ZAD</sub>	ers to assert or negate (from released state)	0		0		0		ns	
t <sub>ENV</sub>	Envelope time (from IDE_DACK[0:1]# to IDE_IOW[0:1]# (STOP[0:1]) and IDE_IOR[0:1]# (HDMARDY[0:1]#) during data out burst initiation)	20	70	20	70	20	70	ns	
t <sub>SR</sub>	STROBE to DMARDY time (if DMARDY# is negated before this long after STROBE edge, the recipient receives no more than one additional data WORD)		50		30		20	ns	
t <sub>RFS</sub>	Ready-to-final-STROBE time (no STROBE edges are sent this long after negation of DMARDY#)		75		60		50	ns	
t <sub>RP</sub>	Ready-to-pause time (time that recipient waits to initiate pause after negating DMARDY#)	160		125		100		ns	
t <sub>IORDYZ</sub>	Pull-up time before allowing IDE_IORDY[0:1] to be released		20		20		20	ns	
t <sub>ZIORDY</sub>	Minimum time device waits before driving IDE_IORDY[0:1]	0		0		0		ns	
t <sub>ACK</sub>	Setup and hold times for IDE_DACK[0:1]# (before assertion or negation)	20		20		20		ns	
t <sub>SS</sub>	Time from STROBE edge to negation of IDE_DREQ[0:1] or assertion of IDE_IOW[0:1]# (STOP[0:1]) (when sender terminates a burst)	50		50		50		ns	

Note 1.  $t_{UI}$ ,  $t_{MLI}$ , and  $t_{LI}$  indicate sender-to-recipient or recipient-to-sender interlocks, that is, one agent (either sender or recipient) is waiting for the other agent to respond with a signal before proceeding.  $t_{UI}$  is an unlimited interlock with no maximum time value.  $t_{MLI}$ is a limited timeout with a defined minimum.  $t_{LI}$  is a limited time-out with a defined maximum.

#### Electrical Specifications


All timing parameters are measured at the connector of the device to which the parameter applies. For example, the sender stops generating STROBE edges  $t_{RFS}$  after the negation of DMARDY. Both STROBE and DMARDY timing measurements are taken at the connector of the sender.



**Note:** The definitions for the IDE\_IOW[0:1]# (STOP[0:1]), IDE\_IOR[0:1]# (HDMARDY[0:1]#) and IDE\_IRDY[0:1] (DSTROBE[0:1]) signal lines are not in effect until IDE\_REQ[0:1] and IDE\_DACK[0:1]# are asserted.

Figure 9-28. Initiating an UltraDMA Data in Burst Timing Diagram





**Note:** IDE\_DATA[15:0] and IDE\_IRDY[0:1] (DSTROBE[0:1]) signals are shown at both the host and the device to emphasize that cable settling time and cable propagation delay do not allow the data signals to be considered stable at the host until a certain amount of time after they are driven by the device.




IDE_DREQ0 (device)					
IDE_DACK0# (host)			t <sub>RP</sub>		
IDE_IOW0#(S (host)		SR 🔸		, , ,	
IDE_IOR0#(H (host)			t <sub>RFS</sub>	•	
IDE_IRDY0 (DSTROBE0) (device)		X		× , , , , , , , , , , , , , , , , , , ,	
IDE_DATA[15: (device)	.0] 				

#### Notes:


- 1) The host can assert IDE\_IOW[0:1]# (STOP[0:1]#) to request termination of the UltraDMA burst no sooner than t<sub>RP</sub> after IDE\_IOR[0:1]# (HDMARDY[0:1]#) is de-asserted.
- 2) If the t<sub>SR</sub> timing is not satisfied, the host may receive up to two additional data WORDs from the device.

#### Figure 9-30. Host Pausing an UltraDMA Data In Burst Timing Diagram




Note: The definitions for the IDE\_IOW[0:1]# (STOP[0:1]#), IDE\_IOR[0:1]# (HDMARDY[0:1]#), and IDE\_IRDY[0:1] (DSTROBE[0:1]) signal lines are no longer in effect after IDE\_DREQ[0:1] and IDE\_DACK[0:1]# are de-asserted.

Figure 9-31. Device Terminating an UltraDMA Data In Burst Timing Diagram



**Note:** The definitions for the IDE\_IOW[0:1]# (STOP[0:1]#), IDE\_IOR[0:1]# (HDMARDY[0:1]#), and IDE\_IRDY[0:1] (DSTROBE[0:1]) signal lines are no longer in effect after IDE\_DREQ[0:1] and IDE\_DACK[0:1] are de-asserted.

Figure 9-32. Host Terminating an UltraDMA Data In Burst Timing Diagram




Note: The definitions for the IDE\_IOW[0:1]]# (STOP[0:1]#), IDE\_IORDY[0:1]# (DDMARDY[0:1]) and IDE\_IOR[0:1]# (HSTROBE[0:1]#) signal lines are not in effect until IDE\_DREQ[0:1] and IDE\_DACK[0:1]# are asserted.

#### Figure 9-33. Initiating an UltraDMA Data Out Burst Timing Diagram

IDE\_IOR0#

## 



t<sub>CYC</sub>

**Note:** IDE\_DATA[15:0] and IDE\_IOR[0:1]# (HSTROBE[0:1]#) signals are shown at both the device and the host to emphasize that cable settling time and cable propagation delay do not allow the data signals to be considered stable at the device until a certain amount of time after they are driven by the device.




		t <sub>RP</sub>		
IDE_DREQ0				
(device)			N I	<u>.</u>
IDE_DACK0# (host)				
()				
IDE_IOW0# (STO (host)	DP0#)			
. ,	-	► t <sub>SR</sub>		
IDE_IORDY0# (E (device)	DDMARDY0#)			
IDE_IOR0# (HSTROBE0#)				
(host)	X		X	
IDE_DATA[15:0] (host)				

#### Notes:


- 1) The device can de-assert IDE\_DREQ[0:1] to request termination of the UltraDMA burst no sooner than t<sub>RP</sub> after IDE\_IORDY[0:1]# (DDMARDY[0:1]#) is de-asserted.
- 2) If the  $t_{SR}$  timing is not satisfied, the device may receive up to two additional datawords from the host.

#### Figure 9-35. Device Pausing an UltraDMA Data Out Burst Timing Diagram



Note: The definitions for the IDE\_IOW[0:1]# (STOP[0:1]#), IDE\_IORDY[0,1]# (DDMARDY[0:1]#) and IDE\_IOR[0:1]# (HSTROBE[0:1]#) signal lines are no longer in effect after IDE\_DREQ[0:1] and IDE\_DACK[0:1]# are de-asserted.

Figure 9-36. Host Terminating an UltraDMA Data Out Burst Timing Diagram



Note: The definitions for the IDE\_IOW[0:1]# (STOP[0:1]#), IDE\_IORDY[0:1]# (DDMARDY[0:1]#) and IDE\_IOR[0:1]# (HSTROBE[0:1]#) signal lines are no longer in effect after IDE\_DREQ[0:1] and IDE\_DACK[0:1]# are de-asserted.

Figure 9-37. Device Terminating an UltraDMA Data Out Burst Timing Diagram

### 9.3.10 Universal Serial Bus (USB)

	Table 9-31.	USB Tim	ing Para	meters		
Symbol	Parameter	Min	Max	Unit	Figure	Comments
Full Speed	Source (Note 1, Note 2)					•
t <sub>USB_R1</sub>	DPOS_Port1,2,3, DNEG_Port1,2,3 Driver Rise Time	4	20	ns	9-38	(Monotonic) from 10% to 90% of the D_Port lines
t <sub>USB_F1</sub>	DPOS_Port1,2,3, DNEG_Port1,2,3 Driver Fall Time	4	20	ns	9-38	(Monotonic) from 90% to 10% of the D_Port lines
t <sub>USB_FRFM</sub>	Rise/Fall time matching	90	110	%		
t <sub>USB_FSDR</sub>	Full-speed data rate	11.97	12.03	Mbps		Average bit rate 12 Mbps ± 0.25%
t <sub>USB_FSF</sub>	Full-speed frame interval	0.9995	1.0005	ms		$1.0\ ms\pm0.05\%$
t <sub>period_</sub> F	Full-speed period between data bits	83.1	83.5	ns		Average bit rate 12 Mbps
t <sub>USB DOR</sub>	Driver-output resistance	28	43	W		Steady-state drive
t <sub>USB_DJ11</sub>	Source differential driver jitter for con- secutive transition	-3.5	3.5	ns	9-39	Note 3, Note 4
t <sub>USB_DJ12</sub>	Source differential driver jitter for paired transitions	-4.0	4.0	ns	9-39	Note 3, Note 4
t <sub>USB_SE1</sub>	Source EOP width	160	175	ns	9-39	Note 4, Note 5
t <sub>USB_DE1</sub>	Differential to EOP transition skew	-2	5	ns	9-40	Note 4, Note 5
t <sub>USB_RJ11</sub>	Receiver data jitter tolerance for con- secutive transition	-18.5	18.5	ns	9-41	Note 4
t <sub>USB_RJ12</sub>	Receiver data jitter tolerance for paired transitions	-9	9	ns	9-41	Note 4
Full Speed	Receiver EOP Width (Note 4)					
t <sub>USB_RE11</sub>	Must reject as EOP		40	ns	9-40	Note 5
t <sub>USB_RE12</sub>	Must accept as EOP	82		ns	9-40	Note 5
Low Speed	Source (Note 1)	1				
t <sub>USB_R2</sub>	DPOS_Port1,2,3, DNEG_Port1,2,3 Driver Rise Time	75	300 (Note 6)	ns	9-38	(Monotonic) from 10% to 90% of the D_Port lines
t <sub>USB_F2</sub>	DPOS_Port1,2,3, DNEG_Port1,2,3 Driver Fall Time	75	300 (Note 6)	ns	9-38	(Monotonic) from 90% to 10% of the D_Port lines
t <sub>USB_LRFM</sub>	Low-speed Rise/Fall time matching	80	120	%		
t <sub>USB_LSDR</sub>	Low-speed data rate	1.4775	1.5225	Mbps		Average bit rate 1.5 Mbps ± 1.5%
t <sub>PERIOD_L</sub>	Low-speed period	0.657	0.677	μS		at 1.5 Mbps
t <sub>USB_DJD21</sub>	Source differential driver jitter for con- secutive transactions	-75	75	ns		Host (downstream), Note 4
t <sub>USB_DJD22</sub>	Source differential driver jitter for paired transactions	-45	45	ns	9-39	Host (downstream), Note 4
t <sub>USB_DJU21</sub>	Source differential driver jitter for con- secutive transaction	-95	95	ns	9-39	Function (downstream), Note 4
t <sub>USB_DJD22</sub>	Source differential driver jitter for paired transactions Source differential driver jitter for con-					Host (downstream), Note 4 Function (downstream

Table 9-31. USB Timing Parameters

	Table 9-31. USB Timing Parameters (Continued)									
Symbol	Parameter	Min	Max	Unit	Figure	Comments				
t <sub>USB_DJU22</sub>	Source differential driver jitter for paired transactions	-150	150	ns	9-39	Function (downstream), Note 4				
t <sub>USB_SE2</sub>	Source EOP width	1.25	1.5	μS	9-40	Note 4, Note 5				
t <sub>USB_DE2</sub>	Differential to EOP transition skew	-40	100	ns	9-40	Note 5				
t <sub>USB_RJD21</sub>	Receiver data jitter tolerance for con- secutive transactions	-152	152	ns	9-41	Host (upstream), Note 4				
t <sub>USB_RJD22</sub>	Receiver data jitter tolerance for paired transactions	-200	200	ns	9-41	Host (upstream), Note 4				
t <sub>USB_RJU21</sub>	Receiver data jitter tolerance for con- secutive transactions	-75	75	ns	9-41	Function (downstream), Note 4				
t <sub>USB_RJU22</sub>	Receiver data jitter tolerance for paired transactions	-45	45	ns	9-41	Function (downstream), Note 4				
Low Speed	Receiver EOP Width (Note 5)					•				
t <sub>USB_RE21</sub>	Must reject as EOP		330	ns	9-39					
t <sub>USB_RE22</sub>	Must accept as EOP	675		ns	9-39					

#### Table 9-31. USB Timing Parameters (Continued)

Note 1. Unless otherwise specified, all timings use a 50 pF capacitive load (CL) to ground.


Note 2. Full-speed timing has a 1.5 K $\Omega$  pull-up to 2.8 V on the DPOS\_Port1,2,3 lines.

Note 3. Timing difference between the differential data signals (DPOS\_PORT1,2,3 and DNEG\_PORT1,2,3).

Note 4. Measured at the crossover point of differential data signals (DPOS\_PORT1,2,3 and DNEG\_PORT1,2,3).

Note 5. EOP is the End of Packet where DPOS\_PORT<sup>t</sup> = DNEG\_PORT = SE0. SE0 occurs when output level voltage  $\leq V_{SE}$  (Min).

Note 6.  $C_L = 350 \text{ pF}.$ 









Figure 9-39. USB Source Differential Data Jitter Timing Diagram








Figure 9-41. USB Receiver Jitter Tolerance Timing Diagram

#### 9.3.11 Serial Port (UART)


Symbol	Parameter	Min	Max	Unit	Comments
t <sub>BT</sub>	Single bit time in UART andt BTN - 25t BTN + 25Sharp-IR(Note 1)		t <sub>BTN</sub> + 25	ns	Transmitter
		t <sub>BTN</sub> - 2%	t <sub>BTN</sub> + 2%	ns	Receiver
t <sub>CMW</sub>	Modulation signal pulse width in Sharp-IR and Consumert_{CWN} - 25 (Note 2)t_{CWN} + 25		ns	Transmitter	
	Remote Control	500		ns	Receiver
t <sub>CMP</sub>	Modulation signal period in Sharp-IR and Consumer	t <sub>CPN</sub> - 25 (Note 3)	t <sub>CPN</sub> + 25	ns	Transmitter
	Remote Control	t <sub>MMIN</sub> (Note 4)	t <sub>MMAX</sub> (Note 4)	ns	Receiver
t <sub>SPW</sub>	SIR signal pulse width	( <sup>3</sup> / <sub>16</sub> ) x t <sub>BTN</sub> - 15 (Note 1)	( <sup>3</sup> / <sub>16</sub> ) x t <sub>BTN</sub> + 15 (Note 1)	ns	Transmitter, Variable
		1.48	1.78	μs	Transmitter, Fixed
		1		μs	Receiver
S <sub>DRT</sub>	SIR data rate tolerance % of		± 0.87%		Transmitter
	nominal data rate		± 2.0%		Receiver
t <sub>SJT</sub>	SIR leading edge jitter % of		± 2.5%		Transmitter
	nominal bit duration		± 6.5%		Receiver

Note 1. t<sub>BTN</sub> is the nominal bit time in UART, Sharp-IR, SIR and Consumer Remote Control modes. It is determined by the setting of the Baud Generator Divisor registers.

Note 2. t<sub>CWN</sub> is the nominal pulse width of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is determined by the MCPW field (bits [7:5]) of the IRTXMC register and the TXHSC bit (bit 2) of the RCCFG register.

Note 3. t<sub>CPN</sub> is the nominal period of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is determined by the MCFR field (bits [4:0]) of the IRTXMC registerand the TXHSC bit (bit 2) of the RCCFG register.

Note 4. t<sub>MMIN</sub> and t<sub>MMAX</sub> define the time range within which the period of the incoming subcarrier signal has to fall in order for the signal to be accepted by the receiver. These time values are determined by the contents of register IRRXDC and the setting of the RXHSC bit (bit 5) of the RCCFG register.





#### 9.3.12 Fast IR Port Timing

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>MPW</sub>	MIR signal pulse width	t <sub>MWN</sub> -25 (Note 1)	t <sub>MWN</sub> +25	ns	Transmitter
		60		ns	Receiver
M <sub>DRT</sub>	MIR transmitter data rate tolerance		± 0.1%		
t <sub>MJT</sub>	MIR receiver edge jitter, % of nominal bit duration		± 2.9%		
t <sub>FPW</sub>	FIR signal pulse width	120	130	ns	Transmitter
		90	160	ns	Receiver
t <sub>FDPW</sub>	FIR signal double pulse width	245	255	ns	Transmitter
		215	285	ns	Receiver
F <sub>DRT</sub>	FIR transmitter data rate tolerance		± 0.01%		
t <sub>FJT</sub>	FIR receiver edge jitter, % of nominal bit duration		± 4.0%		

Table 9-33. Fast IR Port Timing Parameters

Note 1. t<sub>MWN</sub> is the nominal pulse width for MIR mode. It is determined by the M\_PWID field (bits [4:0]) in the MIR\_PW register at offset 01h in bank 6 of logical device 5.




Figure 9-43. Fast IR Timing (MIR and FIR) Diagram

#### 9.3.13 Parallel Port Timing

				-		
Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>PDH</sub>	Port data hold		500		ns	Note 1
t <sub>PDS</sub>	Port data setup		500		ns	Note 1
t <sub>SW</sub>	Strobe width		500		ns	Note 1

Table 9-34. Standard Parallel Port Timing Parameters

Note 1. Times are system dependent and are therefore not tested.




Figure 9-44. Standard Parallel Port Typical Data Exchange Timing Diagram

Symbol	Parameter	Min	Max	EPP 1.7	EPP 1.9	Unit	Comments
t <sub>WW19a</sub>	WRITE# active from WAIT# low		45		x	ns	
t <sub>WW19ia</sub>	WRITE# inactive from WAIT# low		45		х	ns	
t <sub>WST19a</sub>	DSTRB# or ASTRB# active from WAIT# low		65		x	ns	
t <sub>WEST</sub>	DSTRB# or ASTRB# active after WRITE# active	10		x	х	ns	
t <sub>WPDH</sub>	PD[7:0] hold after WRITE# inactive	0		x	х	ns	
t <sub>WPDS</sub>	PD[7:0] valid after WRITE# active		15	х	x	ns	
t <sub>EPDW</sub>	PD[7:0] valid width	80		х	х	ns	
t <sub>EPDH</sub>	PD[7:0] hold after DSTRB# or ASTRB# inactive	0		x	х	ns	

Table 9-35.	Enhanced	Parallel	Port	Timing	Parameters
-------------	----------	----------	------	--------	------------




Figure 9-45. Enhanced Parallel Port Timing Diagram

#### 9.3.13.1 Extended Capabilities Port (ECP) Timing

Table 9-36. ECP Forward Mode Timing Parameters

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>ECDSF</sub>	Data setup before STB# active	0		ns	
t <sub>ECDHF</sub>	Data hold after BUSY inactive	0		ns	
t <sub>ECLHF</sub>	BUSY active after STB# active	75		ns	
t <sub>ECHHF</sub>	STB# inactive after BUSY active	0	1	S	
t <sub>ECHLF</sub>	BUSY inactive after STB# active	0	35	ms	
t <sub>ECLLF</sub>	STB# active after BUSY inactive	0		ns	




Figure 9-46. ECP Forward Mode Timing Diagram

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>ECDSR</sub>	Data setup before ACK# active	0		ns	
t <sub>ECDHR</sub>	Data hold after AFD# active	0		ns	
t <sub>ECLHR</sub>	AFD# inactive after ACK# active	75		ns	
t <sub>ECHHR</sub>	ACK# inactive after AFD# inactive	0	35	ms	
t <sub>ECHLR</sub>	AFD# active after ACK# inactive	0	1	S	
t <sub>ECLLR</sub>	ACK# active after AFD# active	0		ns	

Table 9-37. ECP Reverse Mode Timing Parameters





Figure 9-47. ECP Reverse Mode Timing Diagram

#### 9.3.14 Audio Interface Timing (AC97)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>RST_LOW</sub>	AC97_RST# active low pulse width	1.0			μs	
t <sub>RST2CLK</sub>	AC97_RST# inactive to BIT_CLK startup delay	162.8			ns	


Table 9-38. AC Reset Timing Parameters





#### Table 9-39. AC97 Sync Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>SYNC_HIGH</sub>	SYNC active high pulse width		1.3		μs	
t <sub>SYNC_IA</sub>	SYNC inactive to BIT_CLK startup delay	162.8			ns	



## Figure 9-49. AC97 Sync Timing Diagram

Symbol	Parameter	Min	Тур	Max	Unit	Comments
F <sub>BIT_CLK</sub>	BIT_CLK frequency		12.288		MHz	
t <sub>CLK_PD</sub>	BIT_CLK period		81.4		ns	
t <sub>CLK_J</sub>	BIT_CLK output jitter			750	ps	
t <sub>CLK_H</sub>	BIT_CLK high pulse width	32.56	40.7	48.84	ns	Note 1
t <sub>CLK_L</sub>	BIT_CLK low pulse width	32.56	40.7	48.84	ns	Note 1
F <sub>SYNC</sub>	SYNC frequency		48.0		KHz	
t <sub>SYNC_PD</sub>	SYNC period		20.8		μs	
t <sub>SYNC_H</sub>	SYNC high pulse width		1.3		μs	
t <sub>SYNC_L</sub>	SYNC low pulse width		19.5		μs	
F <sub>AC97_CLK</sub>	AC97_CLK frequency		24.576		MHz	
t <sub>AC97_CLK_PD</sub>	AC97_CLK period		40.7		ns	
t <sub>AC97_CLK_D</sub>	AC97_CLK duty cycle	45		55	%	
t <sub>AC97_CLK_FR</sub>	AC97_CLK fall/rise time	2		5	ns	
t <sub>AC97_CLK_J</sub>	AC97_CLK output edge-to- edge jitter			100	ps	Measured from edge to edge

Table 9-40. AC97 Clocks Parameters

Note 1. Worst case duty cycle restricted to 40/60.




Figure 9-50. AC97 Clocks Diagram

			•			
Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>AC97_S</sub>	Input setup to falling edge of BIT_CLK	15.0			ns	
t <sub>AC97_H</sub>	Hold from falling edge of BIT_CLK	10.0			ns	
t <sub>AC97_OV</sub>	SDATA_OUT or SYNC valid after rising edge of BIT_CLK			15	ns	
t <sub>AC97_OH</sub>	SDATA_OUT or SYNC hold time after falling edge of BIT_CLK	5			ns	
t <sub>AC97_SV</sub>	Sync out valid after rising edge of BIT_CLK			15	ns	
t <sub>AC97_SH</sub>	Sync out hold after falling edge of BIT_CLK	5			ns	

Table 9-41. AC97 I/O Timing Parameters




Figure 9-51. AC97 Data Timing Diagram

Symbol	Parameter	Min	Тур	Max	Unit	Comments		
trise <sub>CLK</sub>	BIT_CLK rise time	2		6	ns			
tfall <sub>CLK</sub>	BIT_CLK fall time	2		6	ns			
trise <sub>SYNC</sub>	SYNC rise time	2		6	ns	C <sub>L</sub> = 50 pF		
tfall <sub>SYNC</sub>	SYNC fall time	2		6	ns	C <sub>L</sub> = 50 pF		
trise <sub>DIN</sub>	SDATA_IN rise time	2		6	ns			
tfall <sub>DIN</sub>	SDATA_IN fall time	2		6	ns			
trise <sub>DOUT</sub>	SDATA_OUT rise time	2		6	ns	C <sub>L</sub> = 50 pF		
tfall <sub>DOUT</sub>	SDATA_OUT fall time	2		6	ns	C <sub>L</sub> = 50 pF		

Table 9-42. AC97 Signal Rise and Fall Timing Parameters





Figure 9-52. AC97 Rise and Fall Timing Diagram

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t <sub>s2_pdown</sub>	End of Slot 2 to BIT_CLK, SDATA_IN low			1.0	μs	

Table 9-43. AC97 Low Power Mode Timing Parameters



Note: BIT\_CLK is not to scale



#### 9.3.15 Power Management

LED# Cycle time: 1 s  $\pm$  0.1 s, 40%-60% duty cycle.

			5		
Symbol	Parameter	Min	Max	Unit	Comments
t <sub>PBTNP</sub>	PWRBTN# pulse width	16		ms	Note 1
t <sub>PBTNE</sub>	Delay from PWRBTN# events to ONCTL#	14	16	ms	

Table 9-44. PWRBTN# Timing Parameters

Note 1. Not 100% tested.






Figure 9-54. PWRBTN# Trigger and ONCTL# Timing Diagram

Symbol	Parameter	Min	Мах	Unit	Comments
t <sub>PM</sub>	Power management event to ONCTL# assertion		45	ns	







#### 9.3.16 Power-Up Sequencing

### Table 9-46. Power-Up Sequence Using the Power Button Timing Parameters


			i	1	i
Symbol	Parameter	Min	Max	Unit	Comments
t <sub>1</sub>	Voltage sequence	-100	100	ms	Optimum power-up results with $t_1 = 0$ .
t <sub>2</sub>	PWRBTN# inactive after V <sub>SB</sub> or V <sub>SBL</sub> applied, whichever is applied last	0	1	μs	PWRBTN# is an input and must be powered by $V_{SB}$ .
t <sub>3</sub>	PWRBTN# active pulse width	16	4000	ms	If PWRBTN# max is exceeded, ONCTL# will go inactive.
t <sub>4</sub>	ONCTL# inactive after V <sub>SB</sub> applied	0	1	ms	
t <sub>5</sub>	Signal active after PWRBTN active	14	16	ms	
t <sub>6</sub>	V <sub>CORE</sub> and V <sub>IO</sub> applied after ONCTL# active	0		ms	System determines when $V_{CORE}$ and $V_{IO}$ are applied, hence there is no maximum constraint.
t <sub>7</sub>	POR# inactive after $V_{\mbox{CORE}}$ and $V_{\mbox{IO}}$ applied	50		ms	POR# must not glitch during active time.





Symbol	Parameter	Min	Max	Unit	Comments
t <sub>1</sub>	Voltage sequence	-100	100	ms	Optimum power-up results with $t_1 = 0$ .
t <sub>2</sub>	POR# inactive after $V_{SBL},V_{CORE},V_{SB},$ and $V_{IO}$ applied	50		ms	POR# must not glitch during active time.
t <sub>3</sub>	32KHZ startup time		1	S	Time required for 32 KHz oscilla- tor and 14.318 MHz derived from PLL6 to become stable at which time the RTC can reliably count. Assumes unbalanced external circuit. See Table 5.5.2.1 "Inter- nal Oscillator" on page 105 for details.

Table 9-47. Power-Up Sequence Not Using the Power Button Timing Parameters



- 1)  $V_{SBL}$  and  $V_{CORE}$  should be tied together.
- 2)  $V_{SB}$  and  $V_{IO}$  should be tied together.

#### Figure 9-57. Power-Up Sequencing Without PWRBTN# Timing Diagram

ACPI is non-functional and all ACPI outputs are undefined when the power-up sequence does not include using the power button. SUSP# is an internal signal generated from the ACPI block. Without an ACPI reset, SUSP# can be permanently asserted. If the USE\_SUSP bit in CCR2 of GX1 module is enabled (Index C2h[7] = 1), the CPU will stop.

If ACPI functionality is desired, or the situation described above avoided, the power button must be toggled. This can be done externally or internally. GPIO63 is internally connected to PWRBTN#. To toggle the power button with software, GPIO63 must be programmed as an output using the normal GPIO programming protocol (see Section 6.4.1.1 "GPIO Support Registers" on page 224). GPIO63 must be pulsed low for at least 16 ms and not more than 4 sec.

Asserting POR# has no effect on ACPI. If POR# is asserted and ACPI was active prior to POR#, then ACPI will remain active after POR#. Therefore, BIOS must ensure that ACPI is inactive before GPIO63 is pulsed low.

#### 9.3.17 JTAG Interface

Table 9-48. JTAG Timing Parameters

Symbol	Parameter	Min	Max	Unit	Comments
	TCK frequency		25	MHz	
t <sub>1</sub>	TCK period	40		ns	
t <sub>2</sub>	TCK high time	10		ns	
t <sub>3</sub>	TCK low time	10		ns	
t <sub>4</sub>	TCK rise time		4	ns	
t <sub>5</sub>	TCK fall time		4	ns	
t <sub>6</sub>	TDO valid delay	3	25	ns	
t <sub>7</sub>	Non-test outputs valid delay	3	25	ns	50 pF load
t <sub>8</sub>	TDO float delay		30	ns	
t <sub>9</sub>	Non-test outputs float delay		36	ns	
t <sub>10</sub>	TDI, TMS setup time	8		ns	
t <sub>11</sub>	Non-test inputs setup time	8		ns	
t <sub>12</sub>	TDI, TMS hold time	7		ns	
t <sub>13</sub>	Non-test inputs hold time	7		ns	




Figure 9-58. TCK Measurement Points and Timing Diagram




Figure 9-59. JTAG Test Timing Diagram

# Package Specifications

#### 10.1 Thermal Characteristics

The junction-to-case thermal resistance  $(\theta_{JC})$  of the packages shown in Table 10-1 can be used to calculate the junction (die) temperature under any given circumstance.

Table 10-1. θ<sub>JC</sub> (×C/W)

Package	Max (°C/W)
BGU481	5

Note that there is no specification for maximum junction temperature given since the operation of the device is guaranteed to a case temperature range of 0°C to 85°C (see Table 9-3 on page 366). As long as the case temperature of the device is maintained within this range, the junction temperature of the die will also be maintained within its allowable operating range. However, the die (junction) temperature under a given operating condition can be calculated by using the following equation:

$$\Gamma_{J} = T_{C} + (P * \theta_{JC})$$

where:

 $T_J$  = Junction temperature (°C)

 $T_C$  = Case temperature at top center of package (°C)

P = Maximum power dissipation (W)

 $\theta_{JC}$  = Junction-to-case thermal resistance (°C/W)

These examples are given for reference only. The actual value used for maximum power (P) and ambient temperature ( $T_A$ ) is determined by the system designer based on system configuration, extremes of the operating environment, and whether active thermal management (via Suspend Modulation) of the GX1 module is employed.

A maximum junction temperature is not specified since a maximum case temperature is. Therefore, the following equation can be used to calculate the maximum thermal resistance required of the thermal solution for a given maximum ambient temperature:

$$\theta_{CS} + \theta_{SA} = \frac{T_C - T_A}{P}$$

where:

 $\theta_{CS}$  = Max case-to-heatsink thermal resistance (°C/W) allowed for thermal solution

 $\theta_{\text{SA}}$  = Max heatsink-to-ambient thermal resistance (°C/W) allowed for thermal solution

 $T_A = Max$  ambient temperature (°C)

 $T_C$  = Max case temperature at top center of package (°C)

P = Maximum power dissipation (W)

If thermal grease is used between the case and heatsink,  $\theta_{CS}$  will reduce to about 0.01 °C/W. Therefore, the above equation can be simplified to:

$$\theta_{CA} = \frac{I_C - I_A}{P}$$

where:

 $\theta_{CA}$  =  $\theta_{SA}$  = Max heatsink-to-ambient thermal resistance (°C/W) allowed for thermal solution

The calculated  $\theta_{CA}$  value (examples shown in Table 10-2) represents the maximum allowed thermal resistance of the selected cooling solution which is required to maintain the maximum  $T_{CASE}$  (shown in Table 9-3 on page 366) for the application in which the device is used.

Table 10-2. Case-to-Ambient Thermal Resistance Example @ 85°C

Core Voltage	0		θCA	for Different	Ambient Tem	peratures (°C	/W)
(V <sub>CORE</sub> ) (Nominal)	Core Frequency	Maximum Power (W)	20°C	25°C	30°C	35°C	40°C
1.8V	266 MHz	3.32	19.58	18.07	16.57	15.06	13.55

#### 10.1.1 Heatsink Considerations

Table 10-2 on page 437 shows the maximum allowed thermal resistance of a heatsink for particular operating environments. The calculated values, defined as  $\theta_{CA}$ , represent the required ability of a particular heatsink to transfer heat generated by the SC1200/SC1201 processor from its case into the air, thereby maintaining the case temperature at or below 85°C. Because  $\theta_{CA}$  is a measure of thermal resistivity, it is inversely proportional to the heatsinks ability to dissipate heat or its thermal conductivity.

**Note:** A "perfect" heatsink would be able to maintain a case temperature equal to that of the ambient air inside the system chassis.

Looking at Table 10-2, it can be seen that as ambient temperature (T<sub>A</sub>) increases,  $\theta_{CA}$  decreases, and that as power consumption of the processor (P) increases,  $\theta_{CA}$  decreases. Thus, the ability of the heatsink to dissipate thermal energy must increase as the processor power increases and as the temperature inside the enclosure increases.

While  $\theta_{CA}$  is a useful parameter to calculate, heatsinks are not typically specified in terms of a single  $\theta_{CA}$ . This is because the thermal resistivity of a heatsink is not constant across power or temperature. In fact, heatsinks become slightly less efficient as the amount of heat they are trying to dissipate increases. For this reason, heatsinks are typically specified by graphs that plot heat dissipation (in watts) vs. mounting surface (case) temperature rise above ambient (in °C). This method is necessary because ambient and case temperatures fluctuate constantly during normal operation of the system. The system designer must be careful to choose the proper heatsink by matching the required  $\theta_{CA}$  with the thermal dissipation curve of the device under the entire range of operating conditions in order to make sure that the maximum case temperature (from Table 9-3 on page 366) is never exceeded. To choose the proper heatsink, the system designer must make sure that the calculated  $\theta_{CA}$  falls above the curve (shaded area). The curve itself defines the minimum temperature rise above ambient that the heatsink can maintain.

Figure 10-1 is an example of a particular heatsink under consideration

#### Mounting Surface Temperature $\theta_{C}$ Rise Above Ambient – °C 15/5 50 40 30 $\theta_{CA} = 45/9$ 5 20 10 0 2 4 6 8 10 Heat Dissipated - Watts

Figure 10-1. Heatsink Example

#### Example 1

Assume P (max) = 5W and  $T_A$  (max) = 40°C.

Therefore:

$$\theta_{CA} = \frac{T_C - T_A}{P}$$
$$\theta_{CA} = \frac{85 - 40}{5}$$

The heatsink must provide a thermal resistance below 9°C/W. In this case, the heatsink under consideration is more than adequate since at 5W worst case, it can limit the case temperature rise above ambient to 40°C ( $\theta_{CA}$  =8).

#### Example 2

Assume P (max) = 9W and  $T_A$  (max) = 40°C.

Therefore:

$$\theta_{CA} = \frac{T_C - T_A}{P}$$
  
 $\theta_{CA} = \frac{85 - 40}{9}$ 

 $\theta_{CA} = 5$ 

In this case, the heatsink under consideration is NOT adequate to limit the case temperature rise above ambient to  $45^{\circ}$ C for a 9W processor.

For more information on thermal design considerations or heatsink properties, refer to the Product Selection Guide of any leading vendor of thermal engineering solutions.

**Note:** The power dissipations P used in these examples are not representative of the power dissipation of the SC1200/SC1201 processor, which is always less than 4 Watts.

#### **10.2** Physical Dimensions

The figures in this section provide the mechanical package outlines for the BGU481 (481-Terminal Ball Grid Array Cavity Up) package.





Figure 10-2. BGU481 Package - Top View

32579B



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994 .
- 2. ALL DIMENSIONS ARE IN MILLIMETERS .
- MEASURED AT MAXIMUM SOLDER BALL DIAMETER ON A PLANE PARALLEL TO DATUM C.
- (4) DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5. CONFORMS TO JEP-95, MS-034, VARIATION BAU-1.

#### Figure 10-3. BGU481 Package - Bottom View

Downloaded from Elcodis.com electronic components distributor

## **Support Documentation**

#### A.1 Order Information

Ordering Part Number (AMD OPN) <sup>1</sup>	Core Frequency (MHz)	Core Voltage (V <sub>CORE</sub> )	Temp. (Degree C)	Package <sup>2</sup>
SC1200UFH-266	266	1.8V	0 - 85	BGU481
SC1200UFH-266F				BGU481 Pb-free
SC1200UFH-266B				BGU481
SC1200UFH-266BF				BGU481 Pb-free
SC1201UFH-266	266	1.8V	0 - 85	BGU481
SC1201UFH-266F				BGU481 Pb-free
SC1201UFH-266B				BGU481
SC1201UFH-266BF				BGU481 Pb-free

1. The "F" suffix denotes the Pb-free (lead-free) package. See Section 10.0 on page 437 for the BGU481 (481-terminal Ball Grid Array Cavity Up) package specification.

The "B" suffix denotes a maximum  $I_{BAT}$  current of 15  $\mu$ A. Non-B parts have a maximum  $I_{BAT}$  current of 50  $\mu$ A. Refer to Table 9-7 on page 369 for details.

2. Consult your local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations possibly not listed.

## A.2 Macrovision Product Notice

The SC1201 processor is protected by U.S. patent numbers 4,631,603, 4,577,216, and 4,819,098 and other intellectual property rights. The use of Macrovision's copy protection technology in the SC1201 processor must be authorized by Macrovision and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Macrovision. Reverse engineering or disassembly is prohibited.

Macrovision is a trademark of Macrovision Corporation.

## A.3 Data Book Revision History

This section is a report of the revision/creation process of the data book for the AMD Geode<sup>™</sup> SC1200/SC1201 processor. Any revisions (i.e., additions, deletions, parameter corrections, etc.) are recorded in the table(s) below.

Revision # (PDF Date)	Revisions / Comments
0.1 (October 1999)	First draft of data book.
1.2 (January 2000)	Preliminary data book. Updated various descriptions, such as ISA, sub-ISA and AC97 codec status; added various test modes for Video Processor; changed specific values such as TVCOMP compensation capacitor; fixed assorted typos.
2.0 (July 2000)	Preliminary data book. PMR and MCR changes, IRQ3 changed to INTC#, IOCHRDY added FMUL1 changed to PLL4, FMUL4 changed to PLL5, TRDE# enhancement.
2.12 (February 2001)	Preliminary data book. Video output protocol added (multiplexed with TFT/Parallel Port balls). GNT[1:0]# strapping functions changed. TV interface AC specifications added. Minor modifications and corrections.
2.13 (August 2001)	Corrected typos and formatting errors. Added clarifications and missing information.
3.0 (January 2002)	Rolled in SC1210 functionality. Re-wrote Sections 2.0, 3.0, and 6.0. Changed ACCESS.bus in Section 4.0. Added DC power and modified some AC specifications in Section 8.0.
4.0 (April 2002)	Major additions added were Macrovision functionality and rolled in BGU481 data. Several other cor- rections/changes were made to specific sections. See revision 4.0 for a list of all changes.
4.1 (June 2002)	Release for posting on external web site. Changes made to the Architecture Overview, Signal Defini- tions, Core Logic Module, Video Processor Module, Electrical Specifications, and Package Specifica- tions chapters. See revision 4.1 for details.
5.0 (August 2002)	Major edits include replacing VOP CCIR-656 references with VESA Video Interface Port Rev. 1.1 Task B. Major corrections include fixing BGU481 ball numbers in "Two-Signal/Group Multiplexing" table (Table 3-5) and GPIO signal descriptions (Section 3.4.17). See revision 5.0 for details.
5.1 (February 2003)	Many minor changes mostly to the Video Processor and Electrical sections. Expounded on the notes in the Mechanical section. See revision 5.1 for details.
6.0 (March 2003)	Many changes mostly to Video Processor and Electrical sections. Changed all references XpressAU- DIO <sup>™</sup> references to Audio. See revision 6.0 for details.
6.0 (October 2003)	Changed to AMD format/logos. Also changed the Max value for $V_{CORE}$ , $V_{SBL}$ , and $V_{CCCRT}$ in Table 9-3 "Operating Conditions" on page 366 from 1.89V to 2.1V.
7.0 (November 2003)	Numerous minor changes/corrections made based upon user inputs. See revision 7.0 for details.
7.1 (March 2003)	Minor changes/corrections made based upon user inputs. See revision 7.1 for details.
A (November 2004)	The major change to this revision is the updating of the OPNs (Ordering Part Number). A few technical edits have also been made.
B (March 2006)	Removed the SC1200UCL-233 and SC1200UCL-266 part numbers and the BGD432 package. They are no longer available.

#### Table A-1. Revision History



One AMD Place • P.O. Box 3453 • Sunnyvale, CA 94088-3453 USA • Tel: 408-749-4000 or 800-538-8450 • TWX: 910-339-9280 • TELEX: 34-6306