

**Features**


- 3.3V version of PI49FCT805/806
- Extremely low output skew: 0.5ns
- Monitor output pin
- Clock busing with 3-state control
- TTL input and CMOS output compatible
- Industrial operation at -40°C to 85°C
- Extremely low static power (1mW, typ.)
- Hysteresis on all inputs
- Packages available:
  - 20-pin 300-mil wide SOIC (S)
  - 20-pin 150-mil wide QSOP (Q)
  - 20-pin 209-mil wide SSOP (H)
- Device models available on request

**Product Description**


Pericom Semiconductor's PI49FCT series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed grades.

The PI49FCT3805 is a 3.3V non-inverting clock driver and the PI49FCT3806 is a 3.3V inverting clock driver designed with two independent groups of buffers. These buffers have 3-state Output Enable inputs (active LOW) with a 1-in, 5-out configuration per group. Each clock driver consists of two banks of drivers, driving five outputs each from a standard TTL compatible CMOS input.

**PI49FCT3805 Logic Block Diagram**



**PI49FCT3806 Logic Block Diagram**



### Product Pin Description

Pin Name	Description
$\overline{OE_A}, \overline{OE_B}$	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAN, OBN	Clock Outputs
MON	Monitor Output
GND	Ground
Vcc	Power


### PI49FCT3805 Truth Table<sup>(1)</sup>

Inputs		Outputs	
$\overline{OE_A}, \overline{OE_B}$	INA, INB	OAN, OBN	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

**Note:**

1. H = High Voltage Level  
L = Low Voltage Level  
Z = High Impedance

### PI49FCT3805 Product Pin Configuration




### PI49FCT3806 Truth Table<sup>(1)</sup>

Inputs		Outputs	
$\overline{OE_A}, \overline{OE_B}$	INA, INB	$\overline{OAN}, \overline{OBN}$	$\overline{MON}$
L	L	H	H
L	H	L	L
H	L	Z	H
H	H	Z	L

**Note:**

1. H = High Voltage Level  
L = Low Voltage Level  
Z = High Impedance

### PI49FCT3806 Product Pin Configuration



### Capacitance ( $T_A = 25^\circ\text{C}, f = 1\text{ MHz}$ )

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ	Max.	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

**Note:**

1. This parameter is determined by device characterization but is not production tested.

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V <sub>CC</sub> Only) .....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & I/O Only) .....	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120mA
Power Dissipation .....	0.5W

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Operating Range

Ambient Temperature = -40°C to +85°C, V <sub>CC</sub> = 3.3V ± 0.3V
---

### DC Electrical Characteristics (Over the Operating Range)

Symbol	Description	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = 1.5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -0.1mA I <sub>OH</sub> = -8mA	V <sub>CC</sub> -0.2 2.4 <sup>(3)</sup>	- 3.0	- -	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = 1.5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 0.1mA I <sub>OL</sub> = 16mA I <sub>OL</sub> = 24mA	- - -	- 0.2 0.3	0.2 0.4 0.5	
V <sub>IH</sub>	Input HIGH voltage	Guaranteed Logic HIGH level	Input Pins	2.0	-	5.5	
V <sub>IL</sub>	Input LOW voltage	Guaranteed Logic LOW level	Input Pins	-0.5	-	0.8	
I <sub>IH</sub>	Input HIGH current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> (Input Pins)	-	-	1	μA
I <sub>IL</sub>	Input LOW current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND (Input & I/O Pins)	-	-	-1	
I <sub>OZH</sub> I <sub>OZL</sub>	High impedance Output Current	V <sub>CC</sub> = Max (3-State Output Pins)	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = GND	- -	- -	1 -1	
V <sub>IK</sub>	Clamp diode voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA		-	-0.7	-1.2	V
I <sub>ODH</sub>	Output HIGH current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(4)</sup>		-35	-60	-110	mA
I <sub>ODL</sub>	Output LOW current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(4)</sup>		50	90	200	
I <sub>OS</sub>	Short circuit current <sup>(5)</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND <sup>(5)</sup>		-60	-135	-240	
V <sub>H</sub>	Input Hysteresis			-	150	-	mV

### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient and maximum loading.
3. V<sub>OH</sub> = V<sub>CC</sub> - 0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

### Power Supply Characteristics

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = \text{GND or } V_{CC}$	—	3	30	$\mu\text{A}$
$\Delta I_{CC}$	Supply Current per Inputs @ TTL HIGH	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6\text{V}^{(3)}$	—	2.0	300	$\mu\text{A}$
$I_{CCD}$	Supply Current per Input per MHz <sup>(4)</sup>	$V_{CC} = \text{Max.},$ Outputs Open $\overline{OE}_A \text{ or } \overline{OE}_B = \text{GND}$ Per Output Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.08	0.16	mA/ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.},$ Outputs Open $f_O = 10 \text{ MHz}$ 50% Duty Cycle $\overline{OE}_A \text{ or } \overline{OE}_B = \text{GND}$ Mon. Outputs Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.3	9.0 <sup>(5)</sup>	mA
			$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	—	3.3	10.0 <sup>(5)</sup>	
		$V_{CC} = \text{Max.},$ Outputs Open $f_O = 2.5 \text{ MHz}$ 50% Duty Cycle $\overline{OE}_A \text{ or } \overline{OE}_B = \text{GND}$ Eleven Outputs Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	1.8	6.0 <sup>(5)</sup>	
			$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	—	1.8	7.0 <sup>(5)</sup>	

#### Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Per TTL driven input ( $V_{IN} = V_{CC} - 0.6\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_O N_O)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = V_{CC} - 0.6\text{V}$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_O$  = Output Frequency  
 $N_O$  = Number of Outputs at  $f_O$   
 All currents are in milliamps and all frequencies are in megahertz.


### Switching Characteristics over Operating Range

Parameters	Description	Condition <sup>(1)</sup>	3805/3806		3805A/3806A		3805B/3806B		3805C/3806C		Units
			Com.		Com.		Com.		Com.		
			Min.	Max	Min.	Max	Min.	Max	Min.	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay IN <sub>A</sub> to OAN, IN <sub>B</sub> to OBN	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	6.5	1.5	5.8	1.5	5.0	1.5	4.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE <sub>A</sub> to OAN, OE <sub>B</sub> to OBN		1.5	8.0	1.5	8.0	1.5	6.5	1.5	6.2	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE <sub>A</sub> to OAN, OE <sub>B</sub> to OBN		1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	
t <sub>SK(o)</sub> <sup>(3)</sup>	Skew between two outputs of same package (Same transition)		—	0.7	—	0.7	—	0.5	—	0.5	
t <sub>SK(p)</sub> <sup>(3)</sup>	Skew between opposite transition (t <sub>PHL</sub> -t <sub>PLH</sub> ) of the same output		—	1.0	—	0.7	—	0.5	—	0.5	
t <sub>SK(t)</sub> <sup>(3)</sup>	Skew between two outputs of different package at same temperature (Same transition)		—	1.5	—	1.2	—	1.0	—	0.8	

**Note:**

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worst cast temperature (max. temp).

### Tests Circuits for All Outputs<sup>(1)</sup>, except for F<sub>IN</sub> > 100 MHz



### Switch Position

Test	Switch
Disable LOW Enable LOW	6V
Disable HIGH Enable HIGH	GND
All Other Inputs	Open


**DEFINITIONS:**

**CL** = Load capacitance: includes jig and probe capacitance.


**RT** = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

## SWITCHING WAVEFORMS


### Propagation Delay



### Enable and Disable Times




### Output Skew – $t_{sk(o)}$




$$t_{SK(o)} = |t_{PLHy} - t_{PLHx}| \text{ or } |t_{PHLy} - t_{PHLx}|$$

### Pulse Skew – $t_{sk(p)}$



$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$

### Package Skew – $t_{sk(t)}$




$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


**Ordering Information**

Ordering Code	Package Type	Rating	Note
PI49FCT3805H PI49FCT3806H	20-pin 209 mil SSOP	Industrial	Refer to Switching Characteristic Table for Speed Grade Characteristics
PI49FCT3805Q PI49FCT3806Q	20-pin 150 mil QSOP		
PI49FCT3805S PI49FCT3806S	20-pin 300 mil SSIC		
PI49FCT3805AH PI49FCT3806AH	20-pin 209 mil SSOP		
PI49FCT3805AQ PI49FCT3806AQ	20-pin 150 mil QSOP		
PI49FCT3805AS PI49FCT3806AS	20-pin 300 mil SSIC		
PI49FCT3805BH PI49FCT3806BH	20-pin 209 mil SSOP		
PI49FCT3805BQ PI49FCT3806BQ	20-pin 150 mil QSOP		
PI49FCT3805BS PI49FCT3806BS	20-pin 300 mil SSIC		
PI49FCT3805CH PI49FCT3806CH	20-pin 209 mil SSOP		
PI49FCT3805CQ PI49FCT3806CQ	20-pin 150 mil QSOP		
PI49FCT3805CS PI49FCT3806CS	20-pin 300 mil SSIC		

### 20-Pin SOIC Package Drawing (S)



### 20-Pin QSOP Package Drawing (Q)





20-Pin SSOP Package Drawing (H)

