

## **FDD6676AS**

# 30V N-Channel PowerTrench® SyncFET<sup>™</sup>

## **General Description**

The FDD6676AS is designed to replace a single MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low  $R_{\text{DS}(\text{ON})}$  and low gate charge. The FDD6676AS includes a patented combination of a MOSFET monolithically integrated with a Schottky diode using Fairchild's monolithic SyncFET technology.

## **Applications**


- DC/DC converter
- · Low side notebook




- 90 A, 30 V  $R_{DS(ON)} = 5.7 \text{ m}\Omega$  @  $V_{GS} = 10 \text{ V}$   $R_{DS(ON)} = 7.1 \text{ m}\Omega$  @  $V_{GS} = 4.5 \text{ V}$
- Includes SyncFET schottky body diode
- Low gate charge (46nC typical)
- $\bullet~$  High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- RoHS Compliant



April 2008





Absolute Maximum Ratings TA=25°C unless otherwise noted

| Symbol                            | Parameter                                  |            | Ratings     | Units |
|-----------------------------------|--|------------|-------------|-------|
| V <sub>DSS</sub>                  | Drain-Source Voltage                       |            | 30          | V     |
| V <sub>GSS</sub>                  | Gate-Source Voltage                        |            | ±20         | V     |
| I <sub>D</sub>                    | Drain Current - Continuous                 | (Note 3)   | 90          | Α     |
|                                   | - Pulsed                                   | (Note 1a)  | 100         |       |
| P <sub>D</sub>                    | Power Dissipation for Single Operation     | (Note 1)   | 70          | W     |
|                                   |  | (Note 1a)  | 3.1         |       |
|                                   |  | (Note 1b)  | 1.3         |       |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperation | ture Range | -55 to +150 | °C    |

## **Thermal Characteristics**

| R <sub>θJC</sub> | Thermal Resistance, Junction-to-Case    | (Note 1)  | 1.8 | °C/W |
|------------------|---|-----------|-----|------|
| $R_{\theta JA}$  | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 40  | °C/W |
| Relia            | Thermal Resistance, Junction-to-Ambient | (Note 1b) | 96  | °C/W |

**Package Marking and Ordering Information** 

| Device Marking | Device    | Reel Size | Tape width | Quantity   |
|----------------|-----------|-----------|------------|------------|
| FDD6676AS      | FDD6676AS | 13"       | 12mm       | 2500 units |

| Symbol                                 | Parameter   | Test Conditions   | Min | Тур               | Max               | Units |
|--|---|---|-----|-------------------|-------------------|-------|
| Drain-So                               | ource Avalanche Ratings (Note                     | e 2)  |     |                   | ı                 |       |
| W <sub>DSS</sub>                       | Drain-Source Avalanche Energy                     | Single Pulse, $V_{DD} = 15 \text{ V}$ , $I_D = 16 \text{A}$   |     | 108               | 250               | mJ    |
| I <sub>AR</sub>                        | Drain-Source Avalanche Current                    |   |     |                   | 16                | Α     |
| Off Char                               | acteristics                                       |   |     | •                 |                   |       |
| BV <sub>DSS</sub>                      | Drain-Source Breakdown Voltage                    | $V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$  | 30  |                   |                   | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ | Breakdown Voltage Temperature Coefficient         | I <sub>D</sub> = 10 mA, Referenced to 25°C  |     | 31                |                   | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current                   | V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V   |     |                   | 500               | μА    |
|  |   | V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> =125°C  |     | 11                |                   | mA    |
| I <sub>GSS</sub>                       | Gate-Body Leakage                                 | $V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$  |     |                   | ±100              | nA    |
| On Char                                | acteristics (Note 2)                              |   |     |                   |                   |       |
| V <sub>GS(th)</sub>                    | Gate Threshold Voltage                            | $V_{DS} = V_{GS}$ , $I_D = 1$ mA  | 1   | 1.5               | 3                 | V     |
| $\Delta V_{GS(th)} \over \Delta T_{J}$ | Gate Threshold Voltage<br>Temperature Coefficient | I <sub>D</sub> = 10 mA, Referenced to 25°C  |     | -3.6              |                   | mV/°C |
| R <sub>DS(on)</sub>                    | Static Drain–Source<br>On–Resistance              | $V_{GS} = 10 \text{ V}, \ I_D = 16 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 16 \text{ A}, T_J = 125^{\circ}\text{C}$ |     | 4.7<br>5.8<br>6.7 | 5.7<br>7.1<br>8.4 | mΩ    |
| <b>g</b> <sub>FS</sub>                 | Forward Transconductance                          | $V_{DS} = 5 \text{ V}, \qquad I_{D} = 16 \text{ A}$   |     | 61                |                   | S     |
| Dvnamio                                | Characteristics                                   |   | •   |                   |                   |       |
| C <sub>iss</sub>                       | Input Capacitance                                 |   |     | 2500              |                   | pF    |
| C <sub>oss</sub>                       | Output Capacitance                                | $V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$   |     | 710               |                   | pF    |
| C <sub>rss</sub>                       | Reverse Transfer Capacitance                      | f = 1.0 MHz   |     | 270               |                   | pF    |
| R <sub>G</sub>                         | Gate Resistance                                   | $V_{GS} = 0 V$ , $f = 1.0 MHz$  |     | 1.6               |                   | Ω     |
| Switchin                               | ng Characteristics (Note 2)                       | '   |     |                   | ı                 |       |
| t <sub>d(on)</sub>                     | Turn-On Delay Time                                |   |     | 12                | 21                | ns    |
| t <sub>r</sub>                         | Turn-On Rise Time                                 | $V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$  |     | 12                | 22                | ns    |
| t <sub>d(off)</sub>                    | Turn-Off Delay Time                               | $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$  |     | 46                | 74                | ns    |
| t <sub>f</sub>                         | Turn-Off Fall Time                                | 1   |     | 28                | 44                | ns    |
| t <sub>d(on)</sub>                     | Turn-On Delay Time                                |   |     | 20                | 32                | ns    |
| t <sub>r</sub>                         | Turn-On Rise Time                                 | $V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$  |     | 24                | 38                | ns    |
| t <sub>d(off)</sub>                    | Turn-Off Delay Time                               | $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$   |     | 35                | 56                | ns    |
| t <sub>f</sub>                         | Turn-Off Fall Time                                |   |     | 27                | 43                | ns    |
| $Q_{g(TOT)}$                           | Total Gate Charge, Vgs = 10V                      |   |     | 46                | 64                | nC    |
| Q <sub>g</sub>                         | Total Gate Charge, Vgs = 5V                       | V-2 = 15 V  |     | 25                | 35                | nC    |
| Q <sub>gs</sub>                        | Gate-Source Charge                                | $-V_{DS} = 15 \text{ V}, \qquad I_{D} = 16 \text{ A}$   |     | 7                 |                   | nC    |
| Q <sub>gd</sub>                        | Gate-Drain Charge                                 | 7   |     | 9                 |                   | nC    |


## **Electrical Characteristics** (continued)

T<sub>A</sub> = 25°C unless otherwise noted

| Symbol          | Parameter                             | Test Conditions   | Min | Тур | Max | Units |
|-----------------|---------------------------------------|---|-----|-----|-----|-------|
| Drain-S         | ource Diode Characteristics           | and Maximum Ratings   |     |     |     | _     |
| Is              | Maximum Continuous Drain-Source       | Diode Forward Current   |     |     | 3.5 | Α     |
| V <sub>SD</sub> | Drain–Source Diode Forward<br>Voltage | $V_{GS} = 0 \text{ V},  I_{S} = 3.5 \text{ A}  \text{(Note 2)}$ |     | 0.4 | 0.7 | V     |
| t <sub>RR</sub> | Diode Reverse Recovery Time           |   |     | 25  |     | ns    |
| I <sub>RM</sub> | Maximum Recovery Current              | $dI_F/dt = 300A/us, I_F = 16A$                                  |     | 1.9 |     | Α     |
| Q <sub>RR</sub> | Diode Reverse Recovery Charge         |   |     | 24  |     | nC    |

#### Notes:

R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a) R<sub>0JA</sub> = 40°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper



b)  $R_{\theta JA} = 96^{\circ}C/W$  when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%
- 3. Maximum current is calculated as:  $\sqrt{\frac{P_D}{R_{DS(O)}}}$

where  $P_D$  is maximum power dissipation at  $T_C = 25^{\circ}C$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10V$ . Package current limitation is 21A

# **Typical Characteristics**





Figure 1. On-Region Characteristics



 $V_{GS} = 3.0V$ 

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# **Typical Characteristics**







Figure 7. Gate Charge Characteristics








Figure 9. Maximum Safe Operating Area







Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

## Typical Characteristics (continued)

# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDD6676AS.



TIME: 12.5ns/div

Figure 12. FDD6676AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDD6676A).




Figure 13. Non-SyncFET (FDD6676A) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.


# **Typical Characteristics**



BV<sub>DSS</sub>
V<sub>DS</sub>
V<sub>DD</sub>
V<sub>DD</sub>

Figure 15. Unclamped Inductive Load Test Circuit

Figure 16. Unclamped Inductive Waveforms







Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveform






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ **ACEx®** PDP-SPM™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinvBoost™ QFET®  $CROSSVOLT^{TM}$ Green FPS™ TinyBuck™  $\mathsf{TinyLogic}^{^{\textcircled{\tiny{\$}}}}$ CTL™ QS™ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK<sup>®</sup> IntelliMAX™ RapidConfigure™ TinyPower™ ISOPLANAR™ Saving our world 1mW at a time™ EfficentMax™ TinyPWM™ EZSWITCH™ \* MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ MicroFET™ SPM<sup>®</sup> MicroPak™ STEALTH™ airchild<sup>®</sup> **UHC**® MillerDrive™ SuperFET™ Fairchild Semiconductor® Ultra FRFET™ MotionMax™ SuperSOT™-3 UniFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 SuperSOT™-8 FACT<sup>®</sup> OPTOLOGIC® VCX™  $\mathsf{FAST}^{\mathbb{R}}$ OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore™ SYSTEM ® FlashWriter® \*

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

| Datasheet Identification                 | Product Status         | Definition   |
|--|------------------------|--|
| Advance Information                      | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary                              | First Production       | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed Full Production |                        | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                                 | Not In Production      | This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. I34

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.