

# 4M (256K x 16) Static RAM

#### **Features**

- Wide voltage range: 2.7V-3.6V
- · Ultra-low active, standby power
- Easy memory expansion with CE and OE features
- · TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a standard 44-pin TSOP Type II (forward pinout) package


#### Functional Description<sup>[1]</sup>

The CY62147V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when

deselected ( $\overline{\text{CE}}$  HIGH) or when  $\overline{\text{CE}}$  is LOW and both  $\overline{\text{BLE}}$  and  $\overline{\text{BHE}}$  are HIGH. The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH),  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05050 Rev. \*A

3901 North First Street


San Jose

CA 95134 • 408-943-2600

Revised August 28, 2002



# **Pin Configurations**



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .....-55°C to +125°C

Supply Voltage to Ground Potential .....-0.5V to +4.6V

DC Voltage Applied to Outputs
in High-Z State<sup>[2]</sup> .....-0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[2]</sup>	-0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Industrial	-40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

					Power Dissipation			
	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> , (mA)		Standby I <sub>SB2</sub> , (μA)		
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[3]</sup>	V <sub>CC(max.)</sub>	(ns)	<b>Typ.</b> <sup>[3]</sup>	Maximum	Typ. <sup>[3]</sup>	Maximum
CY62147VLL	2.7	3.0	3.6	70	7	15	2	20

#### **Electrical Characteristics** Over the Operating Range

				C	Y62147V-	70	
Parameter	Description	Test Conditions		Min.	<b>Typ.</b> [3]	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3.6V$	2.2		V <sub>CC</sub> + 0.5V	V
$V_{IL}$	Input LOW Voltage		V <sub>CC</sub> = 2.7V	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_1 \leq V_{CC}$		-1	±1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1	+1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ , CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz, CMOS Levels			1	2	mA

#### Notes:

<sup>2.</sup>  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



#### **Electrical Characteristics** Over the Operating Range (continued)

				CY62147V-70			
Parameter	Description	Test Conditions		Min.	Typ. <sup>[3]</sup>	Max.	Unit
I <sub>SB1</sub>	Automatic CE Power-down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$			2	20	μА
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , $f = 0$	V <sub>CC</sub> = 3.6V				


## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

#### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	TSOPII	Units
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[4]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	55	60	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[4]</sup>		16	22	°C/W

#### **AC Test Loads and Waveforms**



Parameter	3.0V	Unit
R1	1105	Ω
R2	1550	Ω
R <sub>TH</sub>	645	Ω
V <sub>TH</sub>	1.75	V

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[3]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.0V, $\overline{CE} \ge V_{CC} - 0.3$ V, $V_{IN} \ge V_{CC} - 0.3$ V or $V_{IN} \le 0.3$ V; No input may exceed $V_{CC} + 0.3$ V		1	10	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time		70			ns


#### Note:

[+] Feedback

<sup>4.</sup> Tested initially and after any design or process changes that may affect these parameters.



#### **Data Retention Waveform**



#### Switching Characteristics Over the Operating Range[6]

		70		
Parameter	Description	Min.	Max.	Unit
Read Cycle	<u> </u>			•
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[7, 9]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9]</sup>		20	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[7, 9]</sup>		20	ns
t <sub>PU</sub>	CE LOW to Power-up	0		ns
t <sub>PD</sub>	CE HIGH to Power-down		70	ns
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		70	ns
t <sub>LZBE</sub> [8]	BHE / BLE LOW to Low-Z	5		ns
t <sub>HZBE</sub>	BHE / BLE HIGH to High-Z		20	ns
Write Cycle <sup>[10, 11]</sup>	·			
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>BW</sub>	BHE / BLE Pulse Width			ns
t <sub>SD</sub>	Data Set-up to Write End 30			ns
t <sub>HD</sub>	Data Hold from Write End 0			ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7, 9]</sup>	25		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	10		ns


#### Notes:

- Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 10 μs or stable at V<sub>CC(min.)</sub> > 10 μs.
   Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 7.
- At any given temperature and voltage controller, I<sub>HZCE</sub> is less than I<sub>LZCE</sub>, I<sub>HZCE</sub>.
   If both byte enables are toggled together this value is 10ns
   t<sub>HZOE</sub>, I<sub>HZCE</sub>, and I<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
   The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
   The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Switching Waveforms**


# Read Cycle No. $\mathbf{1}^{[12, 13]}$



# Read Cycle No. 2 $^{[13, 14]}$



# Write Cycle No. 1 (WE Controlled)




#### Notes:

- 12. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- WE is HIGH for read cycle.
  Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 2 ( $\overline{\text{CE}}$ Controlled) $^{[8,\ 15,\ 16]}$



# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[11,\ 16]}$




- Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.





# Switching Waveforms (continued)


# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]



# **Typical DC and AC Characteristics**







[+] Feedback



#### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Χ	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Ι	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62147VLL-70ZI	Z44	44-pin TSOP II	Industrial


#### **Package Diagram**


DIMENSION IN MM (INCH)


MAX
MIN.

#### 44-Pin TSOP II Z44









MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document #: 38-05050 Rev. \*A

Page 8 of 9



Document Title: CY62147V MoBL® 4M (256K x 16) Static RAM Document Number: 38-05050				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109958	12/16/01	SZV	Changed from Spec number: 38-00757 to 38-05050
A	116514	09/04/02	GBI	Added footnote 1. Deleted fBGA package (replacement fBGA package is available in CY62147CV30).

Document #: 38-05050 Rev. \*A