

# 1-Mbit (128K x 8) Static RAM

## Features

- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive: -40°C to 125°C
- 4.5V–5.5V operation
- CMOS for optimum speed/power
- Low active power  
(70 ns, LL version, Commercial, Industrial)
  - 82.5 mW (max.) (15 mA)
- Low standby power  
(70 ns, LL version, Commercial, Industrial)
  - 110 µW (max.) (15 µA)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE options

## Functional Description<sup>[1]</sup>

The CY62128B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE<sub>1</sub>), an active HIGH Chip Enable (CE<sub>2</sub>), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.


Writing to the device is accomplished by taking Chip Enable One (CE<sub>1</sub>) and Write Enable (WE) inputs LOW and Chip Enable Two (CE<sub>2</sub>) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking Chip Enable One (CE<sub>1</sub>) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable Two (CE<sub>2</sub>) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW).

The CY62128B is available in a standard 450-mil-wide SOIC, 32-pin TSOP type I and STSOP packages.

## Logic Block Diagram



### Note:



1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

## Product Portfolio


Product		V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation				
					Speed (ns)	Operating, I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> ( $\mu$ A)		
		Min.	Typ. <sup>[2]</sup>	Max.		Typ. <sup>[2]</sup>	Max.	Typ. <sup>[2]</sup>	Max.	
CY62128BLL	Industrial	4.5	5.0	5.5	55	7.5	20	2.5	15	
	Industrial					70	6	15	2.5	15
	Automotive					70	6	25	2.5	25

## Pin Configurations

Top View



TSOP I  
Top View  
(not to scale)



## Pin Definitions

Input	<b>A<sub>0</sub>-A<sub>16</sub></b> . Address Inputs
Input/Output	<b>I/O<sub>0</sub>-I/O<sub>7</sub></b> . Data lines. Used as input or output lines depending on operation
Input/Control	<b>WE</b> . Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
Input/Control	<b>CE<sub>1</sub></b> . Chip Enable 1, Active LOW.
Input/Control	<b>CE<sub>2</sub></b> . Chip Enable 2, Active HIGH.
Input/Control	<b>OE</b> . Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins
Ground	<b>GND</b> . Ground for the device
Power Supply	<b>V<sub>CC</sub></b> . Power supply for the device

Note:

- Typical values are included for reference only and are not tested or guaranteed. Typical values are an average of the distribution across normal production variations as measured at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C, and t<sub>AA</sub> = 70 ns.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied ..... $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[3]</sup> ....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[3]</sup> ..... $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[3]</sup> ..... $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... $20\text{ mA}$

Static Discharge Voltage ..... $> 2001\text{V}$   
(per MIL-STD-883, Method 3015)

Latch-up Current ..... $> 200\text{ mA}$

## Operating Range

Range	Ambient Temperature ( $T_A$ ) <sup>[4]</sup>	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Automotive	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62128B-55			CY62128B-70			Unit
			Min.	Typ. <sup>[2]</sup>	Max.	Min.	Typ. <sup>[2]</sup>	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -1.0\text{ mA}$	2.4			2.4			V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 2.1\text{ mA}$			0.4			0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.2		$V_{\text{CC}} + 0.3$	2.2		$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[3]</sup>		-0.3		0.8	-0.3		0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_I \leq V_{\text{CC}}$	-1		+1	-1		+1	$\mu\text{A}$
						-10		+10	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_I \leq V_{\text{CC}}$ , Output Disabled	-1		+1	-1		+1	$\mu\text{A}$
						-10		+10	$\mu\text{A}$
$I_{\text{OS}}$	Output Short Circuit Current <sup>[5]</sup>	$V_{\text{CC}} = \text{Max.}$ , $V_{\text{OUT}} = \text{GND}$			-300			-300	mA
$I_{\text{CC}}$	V <sub>CC</sub> Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $I_{\text{OUT}} = 0\text{ mA}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Industrial, Commercial	7.5	20		6	15	mA
			Automotive				6	25	mA
$I_{\text{SB1}}$	Automatic CE Power-down Current —TTL Inputs	$\text{Max. } V_{\text{CC}}$ , $CE_1 \geq V_{\text{IH}}$ or $CE_2 \leq V_{\text{IL}}$ , $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$	Industrial Commercial	0.1	2		0.1	1	mA
			Automotive				0.1	2	mA
$I_{\text{SB2}}$	Automatic CE Power-down Current —CMOS Inputs	$\text{Max. } V_{\text{CC}}$ , $CE_1 \geq V_{\text{CC}} - 0.3\text{V}$ , or $CE_2 \leq 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ , or $V_{\text{IN}} \leq 0.3\text{V}$ , $f = 0$	Industrial Commercial	2.5	15		2.5	15	$\mu\text{A}$
			Automotive				2.5	25	$\mu\text{A}$

### Notes:

3.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.

4.  $T_A$  is the "Instant On" case temperature.

5. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.


### Thermal Resistance<sup>[6]</sup>

Parameter	Description	Test Conditions	32 SOIC	32 TSOP	32 STSOP	32 RTSOP	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	66.17	97.44	105.14	97.44	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		30.87	26.05	14.09	26.05	°C/W


### Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{CC} = 5.0\text{V}$	9	pF
$C_{OUT}$	Output Capacitance		9	pF

### AC Test Loads and Waveforms



### Data Retention Waveform



### Data Retention Characteristics (Over the Operating Range for "LL" version only)


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0\text{V}$ , $CE_1 \geq V_{CC} - 0.3\text{V}$ , or $CE_2 \leq 0.3\text{V}$ , $V_{IN} \geq V_{CC} - 0.3\text{V}$ or, $V_{IN} \leq 0.3\text{V}$		1.5	15	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time		0			ns
$t_R$	Operation Recovery Time		70			ns

Note:



6. Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics<sup>[7]</sup>** Over the Operating Range



Parameter	Description	62128B-55		62128B-70		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AA}$	Address to Data Valid		55		70	ns
$t_{OHA}$	Data Hold from Address Change	5		5		ns
$t_{ACE}$	$\overline{CE}_1$ LOW to Data Valid, $CE_2$ HIGH to Data Valid		55		70	ns
$t_{DOE}$	$OE$ LOW to Data Valid		20		35	ns
$t_{LZOE}$	$OE$ LOW to Low Z	0		0		ns
$t_{HZOE}$	$OE$ HIGH to High Z <sup>[7, 9]</sup>		20		25	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW to Low Z, $CE_2$ HIGH to Low Z <sup>[9]</sup>	5		5		ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH to High Z, $CE_2$ LOW to High Z <sup>[8, 9]</sup>		20		25	ns
$t_{PU}$	$\overline{CE}_1$ LOW to Power-up, $CE_2$ HIGH to Power-up	0		0		ns
$t_{PD}$	$\overline{CE}_1$ HIGH to Power-down, $CE_2$ LOW to Power-down		55		70	ns
<b>WRITE CYCLE<sup>[10]</sup></b>						
$t_{WC}$	Write Cycle Time	55		70		ns
$t_{SCE}$	$\overline{CE}_1$ LOW to Write End, $CE_2$ HIGH to Write End	45		60		ns
$t_{AW}$	Address Set-up to Write End	45		60		ns
$t_{HA}$	Address Hold from Write End	0		0		ns
$t_{SA}$	Address Set-up to Write Start	0		0		ns
$t_{PWE}$	$WE$ Pulse Width	45		50		ns
$t_{SD}$	Data Set-up to Write End	25		30		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{LZWE}$	$WE$ HIGH to Low Z <sup>[9]</sup>	5		5		ns
$t_{HZWE}$	$WE$ LOW to High Z <sup>[8, 9]</sup>		20		25	ns

**Switching Waveforms**
**Read Cycle No.1<sup>[12, 13]</sup>**

**Notes:**

7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
8.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
9. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
10. The internal write time of the memory is defined by the overlap of  $CE_1$  LOW,  $CE_2$  HIGH, and  $WE$  LOW.  $CE_1$  and  $WE$  must be LOW and  $CE_2$  HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. No input may exceed  $V_{CC} + 0.5V$ .
12. Device is continuously selected.  $OE$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
13.  $WE$  is HIGH for read cycle.

**Switching Waveforms (continued)**
**Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[13, 14]</sup>**

**Write Cycle No. 1 ( $\overline{CE}_1$  or  $CE_2$  Controlled)<sup>[15, 16]</sup>**

**Notes:**

14. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.
15. Data I/O is high impedance if  $OE = V_{IH}$ .
16. If  $CE_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write)<sup>[15, 16]</sup>**

**Write Cycle No.3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)**<sup>[15, 16]</sup>

**Note:**

17. During this period the I/Os are in the output state and input signals should not be applied.

**Truth Table**

<b><math>\overline{CE}_1</math></b>	<b><math>CE_2</math></b>	<b><math>\overline{OE}</math></b>	<b><math>\overline{WE}</math></b>	<b><math>I/O_0-I/O_7</math></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	High Z	Power-down	Standby ( $I_{SB}$ )
X	L	X	X	High Z	Power-down	Standby ( $I_{SB}$ )
L	H	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	H	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	H	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )



**Ordering Information**

<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
55	CY62128BLL-55SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128BLL-55SXI	S34	32-Lead 450-Mil SOIC (Pb-Free)	Industrial
	CY62128BLL-55SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128BLL-55SXC	S34	32-Lead 450-Mil SOIC (Pb-Free)	Commercial
	CY62128BLL-55ZI	Z32	32-Lead TSOP Type I	Industrial
	CY62128BLL-55ZXI	Z32	32-Lead TSOP Type I (Pb-Free)	Industrial
	CY62128BLL-55ZAI	ZA32	32-Lead STSOP Type I	Industrial
	CY62128BLL-55ZAXI	ZA32	32-Lead STSOP Type I (Pb-Free)	Industrial
	CY62128BLL-55ZRI	ZR32	32-Lead Reverse TSOP Type I	Industrial
70	CY62128BLL-70SI	S34	32-Lead 450-Mil SOIC I	Industrial
	CY62128BLL-70SXI	S34	32-Lead 450-Mil SOIC I (Pb-Free)	Industrial
	CY62128BLL-70SC	S34	32-Lead 450-Mil SOIC I	Commercial
	CY62128BLL-70SXC	S34	32-Lead 450-Mil SOIC I (Pb-Free)	Commercial
	CY62128BLL-70SE	S34	32-Lead 450-Mil SOIC I	Automotive
	CY62128BLL-70SXE	S34	32-Lead 450-Mil SOIC I (Pb-Free)	Automotive
	CY62128BLL-70ZI	Z32	32-Lead TSOP Type I	Industrial
	CY62128BLL-70ZC	Z32	32-Lead TSOP Type I	Commercial
	CY62128BLL-70ZE	Z32	32-Lead TSOP Type I	Automotive
	CY62128BLL-70ZXE	Z32	32-Lead TSOP Type I (Pb-Free)	Automotive
	CY62128BLL-70ZAI	ZA32	32-Lead STSOP Type I	Industrial
	CY62128BLL-70ZAXI	ZA32	32-Lead STSOP Type I (Pb-Free)	Industrial
	CY62128BLL-70ZAE	ZA32	32-Lead STSOP Type I	Automotive
	CY62128BLL-70ZAXE	ZA32	32-Lead STSOP Type I (Pb-Free)	Automotive
	CY62128BLL-70ZRXE	ZR32	32-Lead Reverse TSOP Type I (Pb-Free)	Automotive





## Package Diagrams




**32-Lead (450 MIL) Molded SOIC S34**



**32-Lead Thin Small Outline Package Type I (8x20 mm) Z32**



51-85056-\*D

**Package Diagrams (continued)**
**32-Lead Shrunk Thin Small Outline Package (8x13.4 mm) ZA32**

**32-Lead Reverse Thin Small Outline Package ZR32**


All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

**Document Title:** CY62128B MoBL® 1-Mbit (128K x 8) Static RAM  
**Document Number:** 38-05300

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	116566	06/20/02	DSG	Changed from Spec number: 38-00524 to 38-05300
*A	126601	06/09/03	JUI	Changed CE to CE <sub>1</sub> and added CE <sub>2</sub> ≤ 0.3V in Data Retention Characteristics table Removed these part numbers from Ordering Information table: CY62128BLL-55ZC, CY62128BLL-55ZAC, CY62128BLL-55ZRC, CY62128BLL-70ZAC, CY62128BLL-70ZRI, CY62128BLL-70ZRC
*B	239134	See ECN	AJU	Added Thermal Resistance table Added Automotive product information
*C	334398	See ECN	SYT	Added Pb-Free part numbers to the Ordering info on Page #8