

# 32K/64Kx18 Low Voltage Deep Sync FIFOs

### **Features**

- 3.3V operation for low power consumption and easy integration into low voltage systems
- High speed, low power, first-in first-out (FIFO) memories
- 8K x 18 (CY7C4255V)
- 16K x 18 (CY7C4265V)
- 32K x 18 (CY7C4275V)
- 64K x 18 (CY7C4285V)
- 0.35 micron CMOS for optimum speed and power
- High speed 100 MHz operation (10 ns read/write cycle times)
- Low power
  - $\Box$  I<sub>CC</sub> = 30 mA
  - $\square$  I<sub>SB</sub> = 4 mA
- Fully asynchronous and simultaneous read and write operation
- Empty, Full, Half Full, and programmable Almost Empty and Almost Full status flags
- Retransmit function
- Output Enable (OE) pin
- Independent read and write enable pins
- Supports free running 50% duty cycle clock inputs
- Width Expansion Capability
- Depth Expansion Capability
- 64-pin 10x10 STQFP
- Pin compatible density upgrade to CY7C42X5V-ASC families
- Pin compatible 3.3V solutions for CY7C4255/65/75/85

# **Functional Description**

The CY7C4255/65/75/85V are high speed, low power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide and are pin and functionally compatible to the CY7C42X5V Synchronous FIFO family. The CY7C4255/65/75/85V can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 18-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and a write enable pin (WEN).

When WEN is asserted, data is written into the FIFO on the rising edge of the WCLK signal. While WEN is held active, data is continually written into the FIFO on each cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and a read enable pin (REN). In addition, the CY7C4255/65/75/85V have an output enable pin (OE). The read and write clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read or write applications. Clock frequencies up to 67 MHz are achievable.

Retransmit and Synchronous Almost Full/Almost Empty flag features are available on these devices.

Depth expansion is possible using the cascade input (WXI, RXI), cascade output (WXO, RXO), and First Load (FL) pins. The WXO and RXO pins are connected to the WXI and RXI pins of the next device, and the WXO and RXO pins of the last device must be connected to the WXI and RXI pins of the first device. The FL pin of the first device is tied to VSS and the FL pin of all the remaining devices must be tied to VCC.

# **Selection Guide**

Paramet	er	7C4255/65/75/85V-10	7C4255/65/75/85V-15	7C4255/65/75/85V-25
Maximum Frequency	(MHz)	100	66.7	40
Maximum Access Time (ns)		8	10	15
Minimum Cycle Time (ns)		10	15	25
Minimum Data or Enable Setup (ns)		3.5	4	6
Minimum Data or Ena	ble Hold (ns)	0	0	1
Maximum Flag Delay	(ns)	8	10	15
Active Power Supply Current (I <sub>CC1</sub> ) (mA)	Commercial	30	30	30
	Industrial		35	

Parameter	CY7C4255V	CY7C4265V	CY7C4275V	CY7C4285V
Density	8K x 18	16K x 18	32K x 18	64K x 18
Package	64-pin 10x10 TQFP	64-pin 10x10 TQFP	64-pin 10x10 TQFP	64-pin 10x10 TQFP

Cypress Semiconductor Corporation
Document #: 38-06012 Rev. \*B

198 Champion Court


San Jose, CA 95134-1709 •

408-943-2600

Revised August 22, 2008



# **Logic Block Diagram**



## **Pinouts**

Figure 1. Pin Diagram - 64-Pin STQFP






Table 1. Pin Definitions - CY7C4255V/65V/75V/85V 64-Pin STQFP

Signal Name	Description	Ю	Function
D <sub>0-17</sub>	Data Inputs	I	Data inputs for an 18-bit bus.
Q <sub>0-17</sub>	Data Outputs	0	Data outputs for an 18-bit bus.
WEN	Write Enable	I	Enables the WCLK input.
REN	Read Enable	I	Enables the RCLK input.
WCLK	Write Clock	I	The rising edge clocks data into the FIFO when WEN is LOW and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when $\overline{REN}$ is LOW and the FIFO is not Empty. When $\overline{LD}$ is asserted, RCLK reads data out of the programmable flag-offset register.
WXO/HF	Write Expansion Out/Half Full Flag	0	Dual Mode Pin: Single device or width expansion – Half Full status flag Cascaded – Write Expansion Out signal, connected to WXI of next device
ĒF	Empty Flag	0	When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE	Programmable Almost Empty	0	When $\overline{\text{PAE}}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. $\overline{\text{PAE}}$ is asynchronous when $V_{CC}/\overline{\text{SMODE}}$ is tied to $V_{CC}$ . It is synchronized to RCLK when $V_{CC}/\overline{\text{SMODE}}$ is tied to $V_{SS}$ .
PAF	Programmable Almost Full	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. $\overline{PAF}$ is asynchronous when $V_{CC}/\overline{SMODE}$ is tied to $V_{CC}$ . It is synchronized to WCLK when $V_{CC}/\overline{SMODE}$ is tied to $V_{SS}$ .
LD	Load	I	When $\overline{LD}$ is LOW, D <sub>0-17</sub> (Q <sub>0-17</sub> ) are written (read) into (from) the programmable-flag-offset register.
FL/RT	First Load/ Retransmit	I	Dual Mode Pin: Cascaded – The first device in the daisy chain has $\overline{FL}$ tied to $V_{SS}$ ; all other devices have $\overline{FL}$ tied to $V_{CC}$ . In standard mode or width expansion, $\overline{FL}$ is tied to $V_{SS}$ on all devices. Not Cascaded – Tied to $V_{SS}$ . Retransmit function is also available in standalone mode by strobing RT.
WXI	Write Expansion Input	I	Cascaded – Connected to WXO of previous device Not Cascaded – Tied to V <sub>SS</sub>
RXI	Read Expansion Input	I	Cascaded – Connected to RXO of previous device Not Cascaded – Tied to V <sub>SS</sub>
RXO	Read Expansion Output	0	Cascaded – Connected to RXI of next device
RS	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power up.
ŌĒ	Output Enable	I	When OE is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state.
V <sub>CC</sub> /SMODE	Synchronous Almost Empty/ Almost Full Flags	I	Dual Mode Pin: Asynchronous Almost Empty/Almost Full flags – tied to $V_{CC}$ Synchronous Almost Empty/Almost Full flags – tied to $V_{SS}$ (Almost Empty synchronized to RCLK, Almost Full synchronized to WCLK.)



## **Functional Description**

The CY7C4255/65/75/85V provides five status pins. These pins are decoded to determine one of five states: Empty, Almost Empty, Half Full, Almost Full, and Full (see Table 3 on page 5). The Half Full flag shares the WXO pin. This flag is valid in the standalone and width expansion configurations. In the depth expansion, this pin provides the expansion out (WXO) information that is used to signal the next FIFO when it is to be activated.

The Empty and Full flags are synchronous, that is, they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty states, the flag is updated exclusively by the RCLK. The flag denoting Full states is updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags remain valid from one clock cycle to the next. The Almost Empty/Almost Full flags become synchronous if the  $V_{CC}/\text{SMODE}$  is tied to  $V_{SS}$ . All configurations are fabricated using an advanced  $0.35\mu$  CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.

### **Architecture**

The CY7C4255/65/75/85V consists of an array of 8K/16K/32K/64K words of 18 bits each (implemented by a dual port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN, WEN, RS), and flags (EF, PAE, HF, PAF, FF). The CY7C4255/65/75/85V also includes the control signals WXI, RXI, WXO, RXO for depth expansion.

# Resetting the FIFO

Upon power up, the FIFO must be reset with a Reset (RS) cycle. This causes the FIFO to enter the Empty condition signified by EF being LOW. All data outputs go LOW after the falling edge of RS only if OE is asserted. For the FIFO to reset to its default state, the user must not read or write while RS is LOW.

# FIFO Operation

When the WEN signal is active (LOW), data present on the  $D_{0-17}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN signal is active LOW, data in the FIFO memory is presented on the  $Q_{0-17}$  outputs. New data is presented on each rising edge of RCLK while REN is active LOW and  $\overline{\text{OE}}$  is LOW.  $\overline{\text{REN}}$  must set up  $t_{\text{ENS}}$  before RCLK for it to be a valid read function. WEN must occur  $t_{\text{ENS}}$  before WCLK for it to be a valid write function.

An output enable (OE) pin is provided to three-state the  $Q_{0-17}$  outputs when OE is deasserted. When OE is enabled (LOW), data in the output register is available to the  $Q_{0-17}$  outputs after  $t_{OE}$ . If devices are cascaded, the OE function only outputs data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and under flow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-17}$  outputs even after additional reads occur.

## **Programming**

The CY7C4255/65/75/85V devices contain two 16-bit offset registers. Data present on D<sub>0-15</sub> during a program write determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags become active. If the user elects not to program the FIFO's flags, the default offset values are used (see Table 3 on page 5). When the Load LD pin is set LOW and WEN is set LOW, data on the inputs D<sub>0-15</sub> is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register (see Table 2). All offset registers do not have to be written at one time. One or two offset registers can be written and then, by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the  $\overline{\text{LD}}$  pin is set LOW, and  $\overline{\text{WEN}}$  is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the  $\overline{\text{LD}}$  pin is set LOW and  $\overline{\text{REN}}$  is set LOW. Then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

Table 2. Write Offset Register

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

## Flag Operation

The CY7C4255/65/75/85V devices provide five flag pins to indicate the condition of the FIFO contents. Empty and Full are synchronous. PAE and PAF are synchronous if  $V_{CC}/SMODE$  is tied to  $V_{SS}$ .

#### Full Flag

The Full Flag (FF) goes LOW when device is Full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN. FF is synchronized to WCLK, that is, it is exclusively updated by each rising edge of WCLK.

## **Empty Flag**

The Empty Flag (EF) goes LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN. EF is synchronized to RCLK, that is, it is exclusively updated by each rising edge of RCLK.

#### Note

 $1. \ \ \, \text{The same selection sequence applies to reading from the registers.} \ \overline{\text{REN}} \ \text{is enabled and read is performed on the LOW-to-HIGH transition of RCLK.}$ 



### Programmable Almost Empty/Almost Full Flag

The CY7C4255/65/75/85V features programmable Almost Empty and Almost Full Flags. Each flag can be programmed (described in section Programming on page 4) a specific distance from the corresponding boundary flags (Empty or Full). When the FIFO contains the number of words or fewer for which

the flags have been programmed, the  $\overline{\text{PAF}}$  or  $\overline{\text{PAE}}$  is asserted, signifying that the FIFO is either Almost Full or Almost Empty. See Table 3 for a description of programmable flags.

When the SMODE pin is tied LOW, the PAF flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock.

Table 3. Flag Truth Table

Number of Words in FIFO							PAE	EF
7C4255V – 8K x 18	7C4265V – 16K x 18	7C4275V – 32K x 18	7C4285V – 64K x 18	FF	PAF	HF	LAL	
0	0	0	0	Н	Н	Н	L	L
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	Н	L	Н
(n+1) to 4096	(n+1) to 8192	(n+1) to 16384	(n+1) to 32768	Н	Н	Н	Н	Н
4097 to (8192–(m+1))	8193 to (16384 –(m+1))	16385 to (32768-(m+1))	32769 to (65536 –(m+1))	Н	Н	L	Н	Н
(8192-m) <sup>[3]</sup> to 8192	(16384-m) <sup>[3]</sup> to 16384	(32768-m) <sup>[3]</sup> to 32767	(65536-m) <sup>[3]</sup> to 65535	Н	L	L	Н	Н
8192	16384	32768	65536	L	L	L	Н	Н

#### Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred and at least one word has been read since the last  $\overline{\rm RS}$  cycle. A HIGH pulse on RT resets the internal read pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and  $t_{\rm RTR}$  after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also. The full depth of the FIFO can be repeatedly retransmitted.

# Width Expansion Configuration


The CY7C4255/65/75/85V can be expanded in width to provide word widths greater than 18 in increments of 18. During width expansion mode, all control line inputs are common and all flags are available. Empty (Full) flags must be created by ANDing the Empty (Full) flags of every FIFO. The PAE and PAF flags can be detected from any one device. This technique avoids reading data from, or writing data to the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. Figure 2 on page 6 demonstrates a 36-word width by using two CY7C4255/65/75/85Vs.

#### Notes

- 2. n = Empty Offset (Default Values: CY7C4255/65/75/85V n = 127).
- 3. m = Full Offset (Default Values: CY7C4255/65/75/85V n = 127).



Figure 2. Block Diagram of 8K/16K/32K/64K x 18 Low Voltage Synchronous FIFO Memory in Width Expansion Configuration




# **Depth Expansion Configuration (with Programmable Flags)**

The CY7C4255/65/75/85V can easily be adapted to applications requiring more than 8K/16K/32K/64K words of buffering. Figure 3 on page 7 shows Depth Expansion using three CY7C4255/65/75/85Vs. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have  $\overline{FL}$  in the HIGH state.
- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device.
- 4. The Read Expansion Out  $(\overline{RXO})$  pin of each device must be tied to the Read Expansion In  $(\overline{RXI})$  pin of the next device.
- 5. All Load ( $\overline{LD}$ ) pins are tied together.
- 6. The Half Full Flag (HF) is not available in the Depth Expansion Configuration.
- 7. <u>EF, FF, PAE,</u> and PAF are created with composite flags by ORing together these respective flags for monitoring. The composite PAE and PAF flags are not precise.



Figure 3. Block Diagram of 8K/16K/32K/64K x 18 Low Voltage Synchronous FIFO Memory with Programmable Flags in Depth Expansion Configuration





# **Maximum Ratings**

Exceeding maximum ratings<sup>[4]</sup> may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage to Ground Potential......-0.5V to V<sub>CC</sub>+0.5V DC Voltage Applied to Outputs in High Z State ......–0.5V to V<sub>CC</sub>+0.5V DC Input Voltage ..... -0.5V to V<sub>CC</sub>+0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL–STD–883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# **Operating Range**

Range	AmbientTemperature	<b>V</b> CC <sup>[6]</sup>
Commercial	0°C to +70°C	3.3V ±300 mV
Industrial <sup>[5]</sup>	–40°C to +85°C	3.3V ±300 mV

## **Electrical Characteristics**

Over the Operating Range [7]

Parameter	Description Test Cond		0EV 40		7C4255/65/75/ 85V-15		7C4255/65/75/ 85V-25		Unit	
				Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 3.0 \text{V}. I_{OH} = -2.0 \text{ mA}$		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$ $V_{CC} = 3.0 \text{V.}, I_{OL} = 8.0 \text{ mA}$			0.4		0.4		0.4	V
V <sub>IH</sub> <sup>[8]</sup>	Input HIGH Voltage			2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub> [8]	Input LOW Voltage			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	+10	-10	+10	-10	+10	μА
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\overline{OE} \ge V_{IH},$ $V_{SS} < V_O < V_{CC}$		-10	+10	-10	+10	-10	+10	μА
I <sub>CC1</sub> <sup>[9]</sup>	Active Power		Com'l		30		30		30	mA
	Supply Current		Ind				35			mA
I <sub>SB</sub> <sup>[10]</sup>	Average Standby		Com'l		4		4		4	mA
	Current		Ind				4			mA

# Capacitance

Parameter <sup>[11]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	7	pF

- 4. The Voltage on any input or IO pin cannot exceed the power pin during power up.
- 5. T<sub>A</sub> is the "instant on" case temperature.
- 6.  $V_{CC}$  range for commercial -10 ns is 3.3V ±150mV.
- V<sub>CC</sub> large to confine call -10 is \$ 3.5 v = 150 ii.V.
   See the last page of this specification for Group A subgroup testing information.
   The V<sub>IH</sub> and V<sub>IL</sub> specifications apply for all inputs except WXI, RXI. The WXI, RXI pin is not a TTL input. It is connected to either RXO, WXO of the previous device or V<sub>SS</sub>.
   Input signals switch from 0V to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at 20 MHz, while data inputs switch at 10 MHz. Outputs
- 10. All inputs = V<sub>CC</sub> 0.2V, except RCLK and WCLK (which are at frequency = 0 MHz), and FL/RT which is at V<sub>SS</sub>. All outputs are unloaded.
- 11. Tested initially and after any design changes that may affect these parameters.



Figure 4. AC Test Loads and Waveforms (-15 -25)  $^{[12,\ 13]}$ 




Figure 5. AC Test Loads and Waveforms (-10)



# **Switching Characteristics**

Over the Operating Range

Parameter	Decemention	7C4255/65/75/85V-10		7C4255/65/75/85V-15		7C4255/65/75/85V-25		Unit
raiailletei	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>S</sub>	Clock Cycle Frequency		100		66.7		40	MHz
t <sub>A</sub>	Data Access Time	2	8	2	10	2	15	ns
t <sub>CLK</sub>	Clock Cycle Time	10		15		25		ns
t <sub>CLKH</sub>	Clock HIGH Time	4.5		6		10		ns
t <sub>CLKL</sub>	Clock LOW Time	4.5		6		10		ns
t <sub>DS</sub>	Data Setup Time	3.5		4		6		ns
t <sub>DH</sub>	Data Hold Time	0		0		1		ns
t <sub>ENS</sub>	Enable Setup Time	3.5		4		6		ns
t <sub>ENH</sub>	Enable Hold Time	0		0		1		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[14]</sup>	10		15		25		ns
t <sub>RSR</sub>	Reset Recovery Time	8		10		15		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		10		15		25	ns
t <sub>PRT</sub>	Retransmit Pulse Width	60		60		60		ns
t <sub>RTR</sub>	Retransmit Recovery Time	90		90		90		ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z [15]	0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	7	3	10	3	12	ns

### Notes

- 12.  $C_L$  = 30 pF for all AC parameters except for  $t_{OHZ}$ .
- 13. C<sub>L</sub> = 5 pF for t<sub>OHZ</sub>.

  14. Pulse widths less than minimum values are not allowed.
- 15. Values guaranteed by design, not currently tested.



# **Switching Characteristics** (continued)

Over the Operating Range

Davamatav	Description	7C4255/65	5/75/85V-10	7C4255/65/75/85V-15		7C4255/65/75/85V-25		11100:14
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[15]</sup>	3	7	3	8	3	12	ns
t <sub>WFF</sub>	Write Clock to Full Flag		8		10		15	ns
t <sub>REF</sub>	Read Clock to Empty Flag		8		10		15	ns
t <sub>PAFasynch</sub>	Clock to Programmable Almost Full Flag <sup>[16]</sup> (Asynchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>CC</sub> )		15		16		20	ns
t <sub>PAFsynch</sub>	Clock to Programmable Almost Full Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		8		10		15	ns
t <sub>PAEasynch</sub>	Clock to Programmable Almost Empty Flag <sup>[16]</sup> (Asynchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>CC</sub> )		15		16		20	ns
t <sub>PAEsynch</sub>	Clock to Programmable Almost Full Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		8		10		15	ns
t <sub>HF</sub>	Clock to Half Full Flag		12		16		20	ns
t <sub>XO</sub>	Clock to Expansion Out		6		10		15	ns
t <sub>XI</sub>	Expansion in Pulse Width	4.5		6.5		10		ns
t <sub>XIS</sub>	Expansion in Setup Time	4		5		10		ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Full Flag	5		6		10		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Empty Flag	5		6		10		ns
t <sub>SKEW3</sub>	Skew Time between Read Clock and Write Clock for Programmable Almost Empty and Programmable Almost Full Flags (Synchronous Mode only)			15		18		ns

#### Note

<sup>16.</sup>  $t_{PAFasynch}$ ,  $t_{PAEasynch}$ , after program register write are valid until 5 ns +  $t_{PAF(E)}$ .



# **Switching Waveforms**

Figure 6. Write Cycle Timing





Figure 7. Read Cycle Timing



#### Notes

- 17. t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF goes HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.
- 18. t<sub>SKEW2</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF goes HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW2</sub>, then EF may not change state until the next RCLK rising edge.



Figure 8. Reset Timing [19]





Figure 9. First Data Word Latency after Reset with Simultaneous Read and Write



#### Notes

- 19. The clocks (RCLK, WCLK) can be free-running during reset.
- 20. After reset, the outputs are LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .
- 21. When  $t_{SKEW2} \ge minimum$  specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW2}$ . When  $t_{SKEW2} < minimum$  specification,  $t_{FRL}$  (maximum) = either  $2*t_{CLK} + t_{SKEW2}$  or  $t_{CLK} + t_{SKEW2}$ . The Latency Timing applies only at the Empty Boundary (EF = LOW).
- 22. The first word is always available the cycle after  $\overline{\mathsf{EF}}$  goes HIGH.



Figure 10. Empty Flag Timing





Figure 11. Full Flag Timing



Document #: 38-06012 Rev. \*B



Figure 12. Half Full Timing





Figure 13. Programmable Almost Empty Flag Timing



Note

23. PAE is offset = n. Number of data words into FIFO already = n.



Figure 14. Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW))





Figure 15. Programmable Almost Full Flag Timing



#### Notes

- 24. PAE offset n.
- 25. t<sub>SKEW3</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than tSKEW3, then PAE may not change state until the next RCLK.
- 26. If a read is performed on this rising edge of the read clock, there are Empty + (n-1) words in the FIFO when PAE goes LOW.
- 27. PAF offset = m. Number of data words written into FIFO already = 8192 (m + 1) for the CY7C4255V, 16384 (m + 1) for the CY7C4265V, 32768 (m + 1) for the CY7C4275V, and 65536 (m + 1) for the CY7C4285V.
- 28. PAF is offset = m.
- 29. 8192 m words in CY7C4255V, 16384 m words in CY7C4265V, 32768 m words in CY7C4275V, and 65536 m words in CY7C4285V.
- 30. 8192 (m + 1) words in CY7C4255V, 16384 (m + 1) words in CY7C4265V, 32768 (m + 1) words in CY7C4275V, and 65536 (m + 1) words in CY7C4285V.



Figure 16. Programmable Almost Full Flag Timing (applies only in SMODE (SMODE is LOW))





Figure 17. Write Programmable Registers



<sup>31.</sup> If a write is performed on this rising edge of the write clock, there are Full – (m–1) words of the FIFO when PAF goes LOW.

32. t<sub>SKEW3</sub> is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW3</sub>, then PAF may not change state until the next WCLK rising edge.



Figure 18. Read Programmable Registers




Figure 19. Write Expansion Out Timing




Figure 20. Read Expansion Out Timing





Figure 21. Write Expansion In Timing



- 33. Write to Last Physical Location.34. Read from Last Physical Location.



## Figure 22. Read Expansion In Timing





Figure 23. Retransmit Timing [35, 36, 37]



Notes
35. Clocks are free-running in this case.
36. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags are valid at t<sub>RTR</sub>.
37. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t<sub>RTR</sub> to update these flags.



# **Ordering Information**

## 8Kx18 Low-Voltage Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C4255V-10ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial
,	CY7C4255V-10ASXC	31-03031	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)	Commercial
15	CY7C4255V-15ASC	51 95051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial
	CY7C4255V-15ASXC	51-85051 64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-F		Commercial
,	CY7C4255V-15ASXI	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)	Industrial
25	CY7C4255V-25ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial

# 16Kx18 Low-Voltage Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C4265V-10ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial
15	CY7C4265V-15ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial
25	CY7C4265V-25ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial

## 32Kx18 Low-Voltage Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
10	CY7C4275V-10ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial	
15	CY7C4275V-15ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial	
	CY7C4275V-15ASXC	31-63031	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)	) Commercial	


## 64Kx18 Low-Voltage Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
10	CY7C4285V-10ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial	
,	CY7C4285V-10ASXC	31-03031	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)		
15	CY7C4285V-15ASXC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)	) Commercial	
,	CY7C4285V-15ASI	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Industrial	
•	CY7C4285V-15ASXI	31-03031	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm) (Pb-Free)	Illuusiilai	
25	CY7C4285V-25ASC	51-85051	64-Pin Thin Quad Flat Pack (10 x 10 x 1.4 mm)	Commercial	



# **Package Diagrams**

Figure 24. 64-Pin Thin Plastic Quad Flat Pack (10 x 10 x 1.4 mm)





## **Document History Page**

Document Title: CY7C4255V/CY7C4265V/CY7C4275V/CY7C4285V 32K/64Kx18 Low Voltage Deep Sync FIFOs Document Number: 38-06012					
REV. ECN Orig. of Change Date Description of Change		Description of Change			
**	106473	SZV	09/10/01	Change from Spec number: 38-00654 to 38-06012	
*A	122264	RBI	12/26/02	Power up requirements added to Maximum Ratings Information	
*B	2556036	VKN/AESA	08/22/2008	Updated ordering information and data sheet template.	

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		<b>PSoC Solutions</b>	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06012 Rev. \*B

Revised August 22, 2008

Page 21 of 21

All products and company names mentioned in this document may be the trademarks of their respective holders.