

32K x 8 Static RAM

Features

- · High speed
 - 12 ns
- Fast t_{DOE}
- · CMOS for optimum speed/power
- Low active power
- 495 mW (Max, "L" version)
- · Low standby power
 - 0.275 mW (Max, "L" version)
- 2V data retention ("L" version only)
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- Available in pb-free 28-pin TSOP I and 28-pin (300-Mil) Molded DIP


Functional Description


The CY7C199 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE) and active LOW Output Enable (OE) and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption by 81% when deselected. The CY7C199 is in the standard 300-mil-wide DIP, SOJ, and LCC packages.

An active LOW Write Enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O_0) through I/O_7 is written into the memory location addressed by the address present on the address pins (A_0) through A_{14} . Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. A die coat is used to improve alpha immunity.

Logic Block Diagram







Selection Guide

| | | -12 | -15 | -20 | Unit |
|------------------------------|---|-----|------|-----|------|
| Maximum Access Time | | 12 | 15 | 20 | ns |
| Maximum Operating Current | | 160 | 155 | 150 | mA |
| | L | | 90 | | |
| Maximum CMOS Standby Current | | 10 | 10 | 10 | mA |
| | L | | 0.05 | | 1 |

Cypress Semiconductor Corporation Document #: 38-05160 Rev. *B

198 Champion Court •

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised August 3, 2006



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential (Pin 28 to Pin 14)-0.5V to +7.0V

DC Voltage Applied to Outputs in High-Z State $^{[1]}$ -0.5V to $\rm V_{CC}$ + 0.5V

| DC Input Voltage ^[1] | -0.5 V to V _{CC} + 0.5V |
|--|------------------------------------|
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V |
| Latch-up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature ^[2] | V _{CC} |
|------------|------------------------------------|-----------------|
| Commercial | 0°C to +70°C | $5V \pm 10\%$ |

Electrical Characteristics Over the Operating Range [3]

| | | | | | 12 | -1 | 15 | -2 | 20 | |
|------------------|------------------------------------|---|-------|----------------|------------------------|----------------|------------------------|------------|------------------------|------|
| Parameter | Description | Test Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min., I_{OH} = -4.$ | 0 mA | 2.4 | | 2.4 | | 2.4 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = Min., I_{OL} = 8.0$ | mA | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | | V _{CC} + 0.3V | 2.2 | V _{CC} + 0.3V | 2.2 | V _{CC} + 0.3V | V |
| V _{IL} | Input LOW Voltage | | | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | | - 5 | +5 | - 5 | +5 | – 5 | +5 | μΑ |
| l _{OZ} | Output Leakage Current | GND \leq V _O \leq V _{CC} , Output Disabled | | - 5 | +5 | - 5 | +5 | – 5 | +5 | μА |
| I _{CC} | V _{CC} Operating Supply | V _{CC} = Max., | Com'l | | 160 | | 155 | | 150 | mA |
| | Current | $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$ | L | | | | 90 | | | mA |
| I _{SB1} | Automatic CE | Max. V_{CC} , $\overline{CE} \ge V_{IH}$, | Com'l | | 30 | | 30 | | 30 | mA |
| | Power-down Current— TTL Inputs | $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$ | L | | | | 5 | | | mA |
| I _{SB2} | Automatic CE | Max. V _{CC} , | Com'l | | 10 | | 10 | | 10 | mA |
| | Power-down Current— CMOS Inputs | $\begin{array}{l} \text{CE} \geq \text{V}_{\text{CC}} - 0.3\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \\ \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{array}$ | L | | | | 0.05 | | | mA |

- Notes.

 1. $V_{\rm L}$ (min.) = -2.0V for pulse durations of less than 20 ns.

 2. $T_{\rm A}$ is the "instant on" case temperature.


 3. See the last page of this specification for Group A subgroup testing information.



Capacitance^[4]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |


AC Test Loads and Waveforms^[5]



Data Retention Characteristics Over the Operating Range (L-version only)

| Parameter | Description | on Conditions ^[6] | | Max. | Unit |
|---------------------------------|--------------------------------------|--|-----|------|------|
| V _{DR} | V _{CC} for Data Retention | | 2.0 | | V |
| I _{CCDR} | Data Retention Current | $\frac{V_{CC}}{CE} = V_{DR} = 2.0V$ | | 10 | μΑ |
| t _{CDR} ^[4] | Chip Deselect to Data Retention Time | $\overrightarrow{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ | 0 | | ns |
| t _R ^[5] | Operation Recovery Time | | 200 | | μS |

Data Retention Waveform



Notes:

- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. $t_R \le 3$ ns for the -12 and the -15 speeds. $t_R \le 5$ ns for the -20 and slower speeds.
- 6. No input may exceed V_{CC} + 0.5V.

[+] Feedback



Switching Characteristics Over the Operating Range [3,7]

| | | - | 12 | _ | 15 | -: | 20 | |
|-----------------------------|-------------------------------------|------|------|------|------|------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle | • | | • | 1 | • | • | | |
| t _{RC} | Read Cycle Time | 12 | | 15 | | 20 | | ns |
| t _{AA} | Address to Data Valid | | 12 | | 15 | | 20 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 12 | | 15 | | 20 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | | 7 | | 9 | ns |
| t _{LZOE} | OE LOW to Low-Z ^[8] | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High-Z ^[8, 9] | | 5 | | 7 | | 9 | ns |
| t _{LZCE} | CE LOW to Low-Z ^[8] | 3 | | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High-Z ^[8, 9] | | 5 | | 7 | | 9 | ns |
| t _{PU} | CE LOW to Power-up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-down | | 12 | | 15 | | 20 | ns |
| Write Cycle ^{[10,} | 11] | • | | | | | | |
| t _{WC} | Write Cycle Time | 12 | | 15 | | 20 | | ns |
| t _{SCE} | CE LOW to Write End | 9 | | 10 | | 15 | | ns |
| t _{AW} | Address Set-up to Write End | 9 | | 10 | | 15 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 8 | | 9 | | 15 | | ns |
| t _{SD} | Data Set-up to Write End | 8 | | 9 | | 10 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z ^[9] | | 7 | | 7 | | 10 | ns |
| t _{LZWE} | WE HIGH to Low-Z ^[8] | 3 | | 3 | | 3 | | ns |

Notes:

Notes:

7. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 and slower speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 30-pF load capacitance.

8. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZCE is less than tLZCE, and tHZWE for any given device.

9. tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.




Switching Waveforms

Read Cycle No. $\mathbf{1}^{[12, 13]}$



Read Cycle No. 2 [13, 14]



- Notes:

 12. <u>De</u>vice is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.


 13. WE is HIGH for read cycle.

 14. Address valid prior to or coincident with \overline{CE} transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[10, 15, 16]



Write Cycle No. 2 (CE Controlled)^[10, 15, 16]



Notes:

15. Data I/O is high impedance if $\overline{OE} = \underline{V_{IH}}$.


16. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.

[+] Feedback




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled OE LOW)[11, 16]




Typical DC and AC Characteristics



[+] Feedback



Typical DC and AC Characteristics (continued)



Truth Table

| CE | WE | OE | Inputs/Outputs | Mode | Power |
|----|----|----|----------------|---------------------------|----------------------------|
| Н | Х | Х | High Z | Deselect/Power-down | Standby (I _{SB}) |
| L | Н | L | Data Out | Read | Active (I _{CC}) |
| L | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Deselect, Output disabled | Active (I _{CC}) |


Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|----------------|--------------------|---------------------------------------|--------------------|
| 12 | CY7C199-12ZXC | 51-85071 | 28-pin TSOP I (Pb-free) | Commercial |
| 15 | CY7C199-15ZXC | 51-85071 | 28-pin TSOP I (Pb-free) | Commercial |
| | CY7C199L-15ZXC | | | |
| 20 | CY7C199-20PXC | 51-85014 | 28-pin (300-Mil) Molded DIP (Pb-free) | Commercial |



Package Diagrams

28-pin (300-Mil) PDIP (51-85014)






Package Diagrams (continued)

28-pin TSOP Type 1 (8x13.4 mm) (51-85071)

NOTE: ORIENTATION I,D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



All products and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|---------|---------------|--------------------|--|
| | | | | |
| ** | 109971 | 10/28/01 | SZV | Change from Spec number: 38-00239 to 38-05160 |
| *A | 121730 | 01/09/02 | DFP | Updated Product Offering table |
| *B | 492500 | See ECN | NXR | Removed 8 ns, 10 ns, 25 ns , 35 ns, 45 ns speed bins Removed 28-Lead (300-Mil) CerDIP, 28-Pin Rectangular Leadless Chip Carrier, 28-Lead Molded SOIC, 28-Lead Molded SOJ packages from product offering Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics Table Updated Ordering Information Table |