Features
■ True Dual-Ported memory cells which enable simultaneous access of the same memory location
■ 6 Flow-Through and Pipelined devices
■ 32K x 8/9 organizations (CY7C09079V/179V)
■ 64K x 8/9 organizations (CY7C09089V/189V)
■ 128K x 8/9 organizations (CY7C09099V/199V)
■ 3 Modes
Flow-Through
■ Pipelined

- Burst
- Pipelined output mode on both ports enables fast 100 MHz operation
■ 0.35-micron CMOS for optimum speed and power

High speed clock to data access 6.5[1]/7.5[1]/9/12 ns (max.)
■ 3.3V low operating power
■ Active= 115 mA (typical)

- Standby $=10 \mu \mathrm{~A}$ (typical)

■ Fully synchronous interface for easier operation
■ Burst counters increment addresses internally
■ Shorten cycle times
■ Minimize bus noise
■ Supported in Flow-Through and Pipelined modes
■ Dual Chip Enables for easy depth expansion

- Automatic power down
- Commercial and Industrial temperature ranges

■ Available in 100-pin TQFP
■ Pb-free packages available

## Logic Block Diagram



## Notes

1. See page 6 for Load Conditions.
2. $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ for x 8 devices, $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{8}$ for x 9 devices.
3. $\mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K}, \mathrm{~A}_{0}-\mathrm{A}_{15}$ for 64 K , and $\mathrm{A}_{0}-\mathrm{A}_{16}$ for 128 K devices.

## Functional Description

The CY7C09079V/89V/99V and CY7C09179V/89V/99V are high speed synchronous CMOS $32 \mathrm{~K}, 64 \mathrm{~K}$, and $128 \mathrm{~K} \times 8 / 9$ dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. ${ }^{[4]}$ Registers on control, address, and data lines enable minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid $\mathrm{t}_{\mathrm{CD2}}=6.5 \mathrm{~ns}{ }^{[1]}$ (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode, data is available $\mathrm{t}_{\mathrm{CD} 1}=18 \mathrm{~ns}$ after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.
Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to enable the shortest possible cycle times.

A HIGH on $\overline{\mathrm{CE}}_{0}$ or LOW on $\mathrm{CE}_{1}$ for one clock cycle powers down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables enables easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with $\overline{\mathrm{CE}}_{0} \mathrm{LOW}$ and $\mathrm{CE}_{1}$ HIGH to reactivate the outputs.
Counter enable inputs are provided to stall the operation of the address input and use the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter increments on each LOW-to-HIGH transition of that port's clock signal. This reads/writes one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and loops back to the start. Counter Reset (CNTRST) is used to reset the burst counter.
All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

## Pin Configurations

Figure 1. 100-Pin TQFP (Top View) - CY7C09099V (128K x 8), CY7C09089V (64K x 8),CY7C09079V (32K x 8)


## Notes

4. When writing simultaneously to the same location, the final value cannot be guaranteed
5. This pin is NC for CY7C09079V.
6. This pin is NC for CY7C09079V and CY7C09089V.
7. For CY7C09079V and CY7C09089V, pin \#23 connected to $\mathrm{V}_{\mathrm{CC}}$ is pin compatible with an IDT 5 V x8 pipelined device; connecting pin \#23 and \#53 to GND is pin compatible with an IDT $5 \mathrm{~V} \times 16$ flow-through device.

Pin Configurations (continued
Figure 2. 100-Pin TQFP (Top View0 - CY7C09199V (128K x 9), CY7C09189V (64K x 9),CY7C09179V (32K x 9)


## Selection Guide

| Description | CY7C09079V/89V/99V CY7C09179V/89V/99V-6 ${ }^{[1]}$ | CY7C09079V/89V/99V CY7C09179V/89V/99V-7 ${ }^{[1]}$ | CY7C09079V/89V/99V CY7C09179V/89V/99V -9 | CY7C09079V/89V/99V CY7C09179V/89V/99V -12 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{f}_{\text {MAX2 }} \text { (MHz) } \\ & \text { (Pipelined) } \end{aligned}$ | 100 | 83 | 67 | 50 |
| Max. Access Time (ns) (Clock to Data, Pipelined) | 6.5 | 7.5 | 9 | 12 |
| Typical Operating Current ICC (mA) | 175 | 155 | 135 | 115 |
| Typical Standby Current for $\mathrm{I}_{\mathrm{SB} 1}$ (mA) (Both Ports TTL Level) | 25 | 25 | 20 | 20 |
| Typical Standby Current for $\mathrm{I}_{\text {SB3 }}$ ( $\mu \mathrm{A}$ ) (Both Ports CMOS Level) | $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ |

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 L}-\mathrm{A}_{16 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{16 \mathrm{R}}$ | Address Inputs ( $\mathrm{A}_{0}-\mathrm{A}_{14}$ for 32 K ; $\mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K ; and $\mathrm{A}_{0}-\mathrm{A}_{16}$ for 128 K devices). |
| $\mathrm{ADS}_{\mathrm{L}}$ | $\mathrm{ADS}_{\mathrm{R}}$ | Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins. |
| $\overline{\mathrm{CE}}_{0 \mathrm{~L}}, \mathrm{CE}_{1 \mathrm{~L}}$ | $\overline{\mathrm{CE}}_{0 \mathrm{R}}, \mathrm{CE}_{1 \mathrm{R}}$ | Chip Enable Input. To select either the left or right port, both $\overline{\mathrm{CE}}_{0}$ AND $\mathrm{CE}_{1}$ must be asserted to their active states $\left(\mathrm{CE}_{0} \leq \mathrm{V}_{\mathrm{IL}}\right.$ and $\left.\mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{IH}}\right)$. |
| $\mathrm{CLK}_{\mathrm{L}}$ | $\mathrm{CLK}_{\mathrm{R}}$ | Clock Signal. This input can be free running or strobed. Maximum clock input rate is $\mathrm{f}_{\text {MAX }}$ - |
| CNTEN ${ }_{\text {L }}$ | $\mathrm{CNTEN}_{\mathrm{R}}$ | Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if $\overline{\text { ADS }}$ or $\overline{\text { CNTRST }}$ are asserted LOW. |
| $\mathrm{CNTRST}_{\mathrm{L}}$ | CNTRST $_{\text {R }}$ | Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. $\overline{\text { CNTRST }}$ is not disabled by asserting $\overline{\text { ADS }}$ or CNTEN. |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}} \mathrm{I} / \mathrm{O}_{8 \mathrm{~L}}$ | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}^{-I} / \mathrm{O}_{8 \mathrm{R}}}$ | Data Bus Input/Output (I/ $\mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ for x 8 devices; $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{8}$ for x 9 devices). |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations. |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH. |
| $\overline{\overline{\mathrm{FT}} / \mathrm{PIPE}_{\mathrm{L}}}$ | $\overline{\mathrm{FT}} / \mathrm{PIPE}_{\mathrm{R}}$ | Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH. |
| GND |  | Ground Input. |
| NC |  | No Connect. |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power Input. |

## Notes

8. This pin is NC for CY7C09179V.
9. This pin is NC for CY7C09179V and CY7C09189V

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. ${ }^{[10]}$
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied.. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential $\qquad$ .-0.5 V to +4.6 V

DC Voltage Applied to
Outputs in High Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output Current into Outputs (LOW) $\qquad$ 20 mA

Static Discharge Voltage
$>2001 \mathrm{~V}$
Latch-Up Current
>200 mA

## Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |$|$| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| :--- | :--- |
| Commercial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial ${ }^{[11]}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description |  | CY7C09079V/89V/99VCY7C09179V/89V/99V |  |  |  |  |  |  |  |  |  |  |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-6{ }^{[1]}$ |  |  | -7 ${ }^{[1]}$ |  |  | -9 |  |  | -12 |  |  |  |
|  |  |  | $\stackrel{\Sigma}{\Sigma}$ | $\stackrel{0}{\hbar}$ | $\begin{aligned} & \times \times \\ & \sum_{n}^{\pi} \end{aligned}$ | $\underset{\Sigma}{\Sigma}$ | $\stackrel{\varrho}{\gtrless}$ | $\begin{aligned} & x \\ & \sum_{x}^{\infty} \end{aligned}$ | $\stackrel{\subseteq}{\Sigma}$ | $\stackrel{\cap}{\gtrless}$ | $\begin{aligned} & \text { x } \\ & \text { 元 } \end{aligned}$ | $\stackrel{\Sigma}{\Sigma}$ | $\stackrel{\varrho}{\hbar}$ | $\begin{aligned} & \times \\ & { }_{\Sigma}^{\kappa} \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ( $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. $\mathrm{I}_{\mathrm{OH}}=$ -4.0 mA ) |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage ( $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$. $\mathrm{I}_{\mathrm{OH}}=$ +4.0 mA ) |  |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | V |
| $\overline{V_{I H}}$ | Input HIGH Voltage |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current |  | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {CCC }}$ | $\begin{aligned} & \text { Operating Current } \\ & \left(\mathrm{V}_{\mathrm{CC}}=\text { Max. } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}\right) \\ & \text { Outputs Disabled } \end{aligned}$ | Commercial. |  | 175 | 320 |  | 155 | 275 |  | 135 | 225 |  | 115 | 205 | mA |
|  |  | Industrial ${ }^{[1]}$ |  |  |  |  | 275 | 390 |  | 185 | 295 |  |  |  | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Standby Current (Both } \\ & \text { Ports TTL Level }{ }^{[12]} \overline{C E}_{\mathrm{L}} \\ & \& \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Commercial. |  | 25 | 95 |  | 25 | 85 |  | 20 | 65 |  | 20 | 50 | mA |
|  |  | Industrial ${ }^{[1]}$ |  |  |  |  | 85 | 120 |  | 35 | 75 |  |  |  | mA |
| ${ }_{\text {SB2 }}$ | Standby Current (One <br> Port TTL Level $)^{[12]} \overline{\mathrm{CE}}_{\mathrm{L}}$ \| <br> $\overline{C E}_{R} \geq V_{I H}, f=f_{\text {MAX }}$ | Commercial. |  | 115 | 175 |  | 105 | 165 |  | 95 | 150 |  | 85 | 140 | mA |
|  |  | Industrial ${ }^{[1]}$ |  |  |  |  | 165 | 210 |  | 105 | 160 |  |  |  | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current (Both Ports CMOS Level) ${ }^{[12]}$$\begin{aligned} & \mathrm{CE}_{\mathrm{L}} \& \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{f}=0 \end{aligned}$ | Commercial. |  | 10 | 250 |  | 10 | 250 |  | 10 | 250 |  | 10 | 250 | $\mu \mathrm{A}$ |
|  |  | Industrial ${ }^{\text {[11] }}$ |  |  |  |  | 10 | 250 |  | 10 | 250 |  |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current (One Port CMOS Level) ${ }^{[12]}$ $\overline{\mathrm{CE}}_{\mathrm{L}} \mid \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Commercial |  | 105 | 135 |  | 95 | 125 |  | 85 | 115 |  | 75 | 100 | mA |
|  |  | Industrial ${ }^{[1]}$ |  |  |  |  | 125 | 170 |  | 95 | 125 |  |  |  | mA |

## Capacitance

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |
|  |  |  |  |  |

[^0]Figure 3. AC Test Loads


Figure 4. AC Test Loads (Applicable to -6 and -7 only) ${ }^{[13]}$

(a) Load 1 (-6 and -7 only)

Figure 5. Load Derating Curve


Note
13. Test Conditions: $\mathrm{C}=10 \mathrm{pF}$.

## Switching Characteristics Over the Operating Range

| Parameter | Description | CY7C09079V/89V/99V CY7C09179V/89V/99V |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-6^{[1]}$ |  | $-7{ }^{[1]}$ |  | -9 |  | -12 |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX1 }}$ | $\mathrm{f}_{\text {Max }}$ Flow-Through |  | 53 |  | 45 |  | 40 |  | 33 | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | $\mathrm{f}_{\text {Max }}$ Pipelined |  | 100 |  | 83 |  | 67 |  | 50 | MHz |
| $\mathrm{t}_{\mathrm{CYC} 1}$ | Clock Cycle Time - Flow-Through | 19 |  | 22 |  | 25 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{CYC} 2}$ | Clock Cycle Time - Pipelined | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{CH} 1}$ | Clock HIGH Time - Flow-Through | 6.5 |  | 7.5 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{CL} 1}$ | Clock LOW Time - Flow-Through | 6.5 |  | 7.5 |  | 12 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{CH} 2}$ | Clock HIGH Time - Pipelined | 4 |  | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{CL} 2}$ | Clock LOW Time - Pipelined | 4 |  | 5 |  | 6 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Clock Rise Time |  | 3 |  | 3 |  | 3 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Clock Fall Time |  | 3 |  | 3 |  | 3 |  | 3 | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\mathrm{SC}}$ | Chip Enable Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip Enable Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $t_{\text {sw }}$ | R/̄W Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | R/W Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Input Data Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Input Data Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SAD }}$ | $\overline{\text { ADS Set-Up Time }}$ | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {HAD }}$ | $\overline{\text { ADS }}$ Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SCN }}$ | $\overline{\text { CNTEN }}$ Set-Up Time | 3.5 |  | 4.5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HCN}}$ | $\overline{\text { CNTEN }}$ Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {SRST }}$ | CNTRST Set-Up Time | 3.5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {HRST }}$ | CNTRST Hold Time | 0 |  | 0 |  | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Data Valid |  | 8 |  | 9 |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{OLz}}{ }^{[14,15]}$ | $\overline{\mathrm{OE}}$ to Low Z | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{[14,15]}$ | $\overline{\text { OE }}$ to High Z | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | ns |
| $\mathrm{t}_{\mathrm{CD} 1}$ | Clock to Data Valid - Flow-Through |  | 15 |  | 18 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CD} 2}$ | Clock to Data Valid - Pipelined |  | 6.5 |  | 7.5 |  | 9 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{DC}}$ | Data Output Hold After Clock HIGH | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{CKHZ}}{ }^{[14,15]}$ | Clock HIGH to Output High Z | 2 | 9 | 2 | 9 | 2 | 9 | 2 | 9 | ns |
| $\mathrm{t}_{\text {CKLZ }}{ }^{[14,15]}$ | Clock HIGH to Output Low Z | 2 |  | 2 |  | 2 |  | 2 |  | ns |
| Port to Port Delays |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CWDD }}$ | Write Port Clock HIGH to Read Data Delay |  | 30 |  | 35 |  | 40 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{CCS}}$ | Clock to Clock Set-Up Time |  | 9 |  | 10 |  | 15 |  | 15 | ns |

## Notes

14. Test conditions used are Load 2.
15. This parameter is guaranteed by design, but it is not production tested.

## Switching Waveforms (continued)

Figure 6. Read Cycle for Flow-Through Output $\left(\overline{\mathrm{FT}} / \mathrm{PIPE}=\mathrm{V}_{\mathrm{IL}}\right)^{[16,17,18,19]}$


## Notes

16. $\overline{\mathrm{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
17. $\overline{\text { ADS }}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CNTEN}}$ and $\overline{\text { CNTRST }}=\mathrm{V}_{\mathrm{IH}}$.
18. The output is disabled (high-impedance state) by $\overline{C E}_{0}=\mathrm{V}_{1 \mathrm{H}}$ or $\mathrm{CE}_{1}=\mathrm{V}_{\mathrm{IL}}$ following the next rising edge of the clock.
19. Addresses do not have to be accessed sequentially since $\overline{A D S}=V_{I L}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

Switching Waveforms (continued)
Figure 7. Read Cycle for Pipelined Operation $\left(\overline{\mathrm{FT}} / \mathrm{PIPE}=\mathrm{V}_{\mathrm{IH}}\right)^{[16,17,18,19]}$


Figure 8. Bank Select Pipelined Read ${ }^{[20,21]}$


Switching Waveforms (continued)
Figure 9. Left Port Write to Flow-Through Right Port Read ${ }^{[22, ~ 23, ~ 24, ~ 25] ~}$


[^1]Switching Waveforms (continued)
Figure 10. Pipelined Read-to-Write-to-Read $\left.\left(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)^{[19,} 26,27,28\right]$


Switching Waveforms (continued)
Figure 11. Pipelined Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) $\left.{ }^{[19,} 26,27,28\right]$


## Notes

26. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals
27. $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
28. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity

## Switching Waveforms (continued)

Figure 12. Flow-Through Read-to-Write-to-Read $\left(\overline{\mathrm{OE}}=\mathbf{V}_{\mathrm{IL}}\right)^{[17,19,26,27,28]}$


Figure 13. Flow-Through Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[17,}$ 20, 26, 27, 28]


CY7C09079V/89V/99V
CY7C09179V/89V/99V

Switching Waveforms (continued)
Figure 14. Pipelined Read with Address Counter Advance ${ }^{[29]}$


Figure 15. Flow-Through Read with Address Counter Advance ${ }^{[29]}$


[^2]Switching Waveforms (continued)
Figure 16. Write with Address Counter Advance (Flow-Through or Pipelined Outputs) ${ }^{[30,31]}$


## Notes

30. $\overline{C E}_{0}$ and $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}$ and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
31. The "Internal Address" is equal to the "External Address" when $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}}$ and equals the counter output when $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IH}}$.

Switching Waveforms (continued)
Figure 17. Counter Reset (Pipelined Outputs) $\left.{ }^{[19,} 26,32,33\right]$


## Notes

32. $\overline{C E}_{0}=V_{\mathrm{IL}} ; C E_{1}=V_{I H}$
33. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.

Table 1. Read/Write and Enable Operation ${ }^{[34,35,36]}$

| Inputs |  |  |  |  | $\begin{aligned} & \hline \text { Outputs } \\ & \hline \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{9} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CLK | $\overline{\mathrm{CE}}_{0}$ | $\mathrm{CE}_{1}$ | R/W |  | Operation |
| X | - | H | X | X | High-Z | Deselected ${ }^{[37]}$ |
| X | - | X | L | X | High-Z | Deselected ${ }^{[37]}$ |
| X | - | L | H | L | $\mathrm{D}_{\mathrm{IN}}$ | Write |
| L | $\cdots$ | L | H | H | Dout | Read ${ }^{[37]}$ |
| H | X | L | H | X | High-Z | Outputs Disabled |

Table 2. Address Counter Control Operation ${ }^{[34,38, ~ 39, ~ 40] ~}$

| Address | Previous <br> Address | CLK | $\overline{\text { ADS }}$ | $\overline{\text { CNTEN }}$ | CNTRST | I/O | Mode | Operation |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| X | X | - | X | X | L | $\mathrm{D}_{\text {out }(0)}$ | Reset | Counter Reset to Address 0 |
| $\mathrm{A}_{\mathrm{n}}$ | X | - | L | X | H | $\mathrm{D}_{\text {out( } n)}$ | Load | Address Load into Counter |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | H | H | $\mathrm{D}_{\text {out( } n)}$ | Hold | External Address Blocked—Counter <br> Disabled |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | L | H | $\mathrm{D}_{\text {out( }(n+1)}$ | Increment | Counter Enabled—Internal Address <br> Generation |

[^3]
## Ordering Information

## 32K x8 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :---: | :--- |
| $6.5^{[1]}$ | CY7C09079V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| $7.5^{[1]}$ | CY7C09079V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09079V-7AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
| 9 | CY7C09079V-9AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 12 | CY7C09079V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |

64K x8 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| $6.5^{[1]}$ | CY7C09089V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09089V-6AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C09089V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 9 | CY7C09089V-9AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 12 | CY7C09089V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09089V-12AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C09089V-12AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |

128K x8 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| $6.5^{[1]}$ | CY7C09099V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09099V-6AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C09099V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09099V-7AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C09099V-7AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 9 | CY7C09099V-9AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09099V-9AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C09099V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09099V-12AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

32K x9 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| $6.5^{[1]}$ | CY7C09179V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09179V-6AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| $7.5^{[1]}$ | CY7C09179V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 9 | CY7C09179V-9C | A100 | $100-$-in Thin Quad Flat Pack | Commercial |
| 12 | CY7C09179V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09179V-12AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

64K x9 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| $6.5^{[1]}$ | CY7C09189V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09189V-6AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| $7.5^{[1]}$ | CY7C09189V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 9 | CY7C09189V-9AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
| 12 | CY7C09189V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09189V-12AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

128K x9 3.3V Synchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $6.5{ }^{[1]}$ | CY7C09199V-6AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09199V-6AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| $7.5{ }^{[1]}$ | CY7C09199V-7AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09199V-7AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 9 | CY7C09199V-9AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09199V-9AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C09199V-9AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C09199V-9AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 12 | CY7C09199V-12AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C09199V-12AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

## Package Diagram

Figure 18. 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 (51-85048)


## Document History Page

| Document Title: CY7C09079V/89V/99V, CY7C09179V/89V/99V 3.3V 32K/64K/128K x 8/9Synchronous Dual Port Static RAM <br> Document Number: 38-06043 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Orig. of Change | Orig. of Change | Description of Change |
| ** | 110191 | SZV | 09/29/01 | Change from Spec number: 38-00667 to 38-06043 |
| *A | 122293 | RBI | 12/27/02 | Power up requirements added to Operating Conditions Information |
| *B | 365034 | PCN | See ECN | Added Pb-Free Logo <br> Added Pb-Free Part Ordering Information: <br> CY7C09089V-6AXC, CY7C09089V-12AXC, CY7C09099V-6AXC, <br> CY7C09099V-7AI, CY7C09099V-7AXI, CY7C09099V-12AXC, <br> CY7C09179V-6AXC, CY7C09179V-12AXC, CY7C09189V-6AXC, <br> CY7C09189V-12AXC, CY7C09199V-6AXC, CY7C09199V-7AXC, <br> CY7C09199V-9AXC, CY7C09199V-9AXI, CY7C09199V-12AXC |
| *C | 2623658 | VKN/PYRS | 12/17/08 | Added CY7C09089V-12AXI part in the Ordering information table |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com wireless.cypress.com
memory.cypress.com
image.cypress.com

## PSoC Solutions

General
psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog
LCD Drive
CAN 2.0b
USB psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive psoc.cypress.com/can psoc.cypress.com/usb

[^4]
[^0]:    Notes
    10. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
    11. Industrial parts are available in CY7C09099V and CY7C09199V only.
    12. $\overline{C E}_{L}$ and $\overline{C E}_{R}$ are internal signals. To select either the left or right port, both $\overline{C E}_{0}$ AND $C E_{1}$ must be asserted to their active states $\left(\overline{C E}_{0} \leq V_{I L}\right.$ and $\left.C E_{1} \geq V_{I H}\right)$.

[^1]:    Notes
    20. In this depth expansion example, B1 represents Bank\#1 and B2 is Bank \#2; Each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS (B1) $=$ ADDRESS $_{(B 2)}$
    21. $\overline{\mathrm{OE}}$ and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; C E_{1(\mathrm{~B} 1)}, C E_{1(\mathrm{~B} 2)}, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
    22. The same waveforms apply for a right port write to flow-through left port read.
    23. $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$
    24. $\overline{\mathrm{OE}}=V_{I L}$ for the right port, which is being read from. $\overline{O E}=V_{I H}$ for the left port, which is being written to
     until $\mathrm{t}_{\mathrm{CCS}}+\mathrm{t}_{\mathrm{CD} 1}$. $\mathrm{t}_{\mathrm{CWDD}}$ does not apply in this case.

[^2]:    Note
    29. $\overline{C E}_{0}$ and $\overline{O E}=V_{I L} ; C E_{1}, R / \bar{W}$ and $\overline{C N T R S T}=V_{I H}$.

[^3]:    Notes
    34. "X" = "Don't Care", "H" = $\mathrm{V}_{\text {IH }}$, "L" = $\mathrm{V}_{\text {IL }}$.
    35. $\overline{\text { ADS }}, \mathrm{CNTEN}, \overline{\mathrm{CNTRST}}=$ "Don't Care."
    36. $\overline{O E}$ is an asynchronous input signal.
    37. When $\overline{\mathrm{CE}}$ changes state in the pipelined mode, deselection and read happen in the following clock cycle.
    38. $\mathrm{CE}_{0}$ and $\mathrm{OE}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}$ and $\mathrm{R} / \mathrm{W}=\mathrm{V}_{\mathrm{IH}}$.
    39. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.
    40. Counter operation is independent of $\overline{\mathrm{CE}}_{0}$ and $\mathrm{CE}_{1}$.

[^4]:    
    
    
     application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
    
    
    
     the express written permission of Cypress.
     OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
     assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement.

