

1M (64K x 16) Static RAM

Features

· High Speed: 55 ns and 70 ns Wide voltage range: 2.7V–3.6V

· Low active power

-54 mW (max.) (15 mA)

· Low standby power (70 ns)

— 54 μW (max.) (15 μA)

Easy memory expansion with CE and OE features

Automatic power-down when deselected

CMOS for optimum speed/power

 Package available in a 44-pin TSOP Type II (forward pinout) and a 48-ball fBGA package


Functional Description[1]

The CY62127BV MoBL® MoBL® is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL) in portable applications such as cellular telephones. The device also has an automatic power-down feature that

significantly reduces power consumption when addresses are not toggling, or when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A_0 through A_{15}).


Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.



1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configurations^[2]



TSOP II (Forward) Top View A₃ 🗆 2 43 🛮 A₆ 42 A₇ 41 OE 40 BHE 39 BLE 38 1/O₁₅ 37 1/O₁₄ I/O₁ 🗆 8 36 1/O₁₃ I/O₂ □ 9 I/O₂ L 9 I/O₃ L 10 V_{CC} L 11 V_{SS} L 12 I/O₄ L 13 I/O₅ L 14 I/O₆ L 15 I/O₇ L 16 WE L 17 35 | I/O₁₂ 34 | V_{SS} 33 V_{CC} 32 I/O₁₁ 31 1/O₁₀ 30 I/O₉ 29 1/O₈ 28 NC 27 A₈ 26 A₉ 25 A₁₀ 24 A A11 23 NC

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with

Power Applied......-55°C to +125°C Supply Voltage to Ground Potential -0.5V to 4.6V DC Voltage Applied to Outputs

in High-Z State^[3].....-0.5V to V_{CC} + 0.5V

DC Input Voltage ^[3]	. -0.5 V to V _{CC} + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Industrial	-40°C to +85°C	2.7V to 3.6V

Product Portfolio

					Power Dissipation (Industrial)		
	\	/ _{CC} Range (\	′)		Operating, I _{CC} (mA) f = f _{max}	Standby, I _{SB2} (μΑ)	
Product	V _{CC(min.)}	V _{CC(typ.)} ^[4]	V _{CC(max.)}	Speed (ns)	Max.	Typ. ^[4]	Max.
CY62127BV	2.7	3.0	3.6	55	20	0.5	15
MoBL [®]				70	15		

Notes:

- NC pins are not connected to the die.
- $V_{IL,(min.)} = -2.0V$ for pulse durations less than 20 ns. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}C$.



Electrical Characteristics Over the Operating Range

			C	Y62127E MoBL [®] -5	3V 5	C	Y62127E MoBL [®] -7	3V 0		
Parameter	Description	Test Cor	nditions	Min.	Typ .[4]	Max.	Min.	Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V _{CC} = 2.7V	2.2			2.2			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	V _{CC} = 2.7V			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.0		V _{CC} + 0.3V	2.0		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage			-0.3		0.4	-0.3		0.4	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	-1		+1	μΑ
l _{OZ}	Output Leakage Current	$GND \leq V_{I} \leq V_{CC},$	Output Disabled	– 1		+1	-1		+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$ $I_{OUT} = 0$ mA CMOS Levels			20			15	mA
I _{SB1}	Automatic CE Power-Down Current— TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IN} \le V_$	$V_{IH} \le V_{IL}, f = f_{MAX}$			2			2	mA
I _{SB2}	Automatic CE Power-Down Current— CMOS Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V} \\ &\text{f} = 0 \end{aligned}$			0.5	15		0.5	15	μА


Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	9	pF

Thermal Resistance

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient) ^[5]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ_{JA}	55	°C/W
Thermal Resistance (Junction to Case) ^[5]		$\Theta_{\sf JC}$	16	°C/W

AC Test Loads and Waveforms



Note

^{5.} Tested initially and after any design or process changes that may affect these parameters.




Parameters	3.0V	Unit
R1	1.076	K Ohms
R2	1.262	K Ohms
R _{TH}	0.581	K Ohms
V _{TH}	1.620	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[4]	Max.	Unit
V_{DR}	V _{CC} for Data Retention		2.0		3.6	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$		0.5	15	μА
t _{CDR} ^[5]	Chip Deselect to Data Retention Time		0			ns
t _R ^[6]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform[7]



Switching Characteristics Over the Operating Range [8]

		55	ns	70			
Parameter	Description	otion Min. Max.		Min. Max.		Unit	
Read Cycle		1		l .		I.	
t _{RC}	Read Cycle Time	55		70		ns	
t _{AA}	Address to Data Valid		55		70	ns	
t _{OHA}	Data Hold from Address Change	10		10		ns	
t _{ACE}	CE LOW to Data Valid		55		70	ns	
t _{DOE}	OE LOW to Data Valid		25		35	ns	
t _{LZOE}	OE LOW to Low Z ^[9]	5		5		ns	
t _{HZOE}	OE HIGH to High Z ^[9, 11]		20		25	ns	
t _{LZCE}	CE LOW to Low Z ^[9]	10		10		ns	
t _{HZCE}	CE HIGH to High Z ^[9, 11]		20		25	ns	
t _{PU}	CE LOW to Power-Up	0		0		ns	
t _{PD}	CE HIGH to Power-Down		55		70	ns	
t _{DBE}	BHE / BLE LOW to Data Valid		55		70	ns	
t _{LZBE} ^[10]	BHE / BLE LOW to Low Z ^[9]	5		5		ns	
t _{HZBE}	BHE / BLE HIGH to High Z ^[9, 11]		20		25	ns	
Write Cycle ^[12]	•	•	•	•	•		
t _{wc}	Write Cycle Time	55		70		ns	
t _{SCE}	CE LOW to Write End	45		60		ns	

Notes:

- Full Device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} > 100 μs or stable at V_{CC(min.)} > 100 μs.
 BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
 Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified $I_{\mbox{\scriptsize OL}}/I_{\mbox{\scriptsize OH}}$ and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZDE} for any

- given device.

 10. If both byte enables are toggled together this value is 10 ns.

 11. thzoe: thzee: thzee: and thzwe transitions are measured when the outputs enter a high impedance state.

 12. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




Switching Characteristics Over the Operating Range (continued)^[8]


		55	ns	70	ns	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t _{AW}	Address Set-Up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		50		ns
t _{BW}	BHE / BLE Pulse Width	45		60		ns
t _{SD}	Data Set-Up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High Z ^[9, 11]		25		25	ns
t _{LZWE}	WE HIGH to Low Z ^[9]	5		5		ns

Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)^[13, 14]



Read Cycle No. 2 (OE Controlled) [14, 15]




Notes:

- Device is continuously selected. OE, CE = V_{IL}, BHE, BLE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE, BHE, BLE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled) [12, 16, 17]



Write Cycle No. 2 (CE Controlled) [12, 16, 17]




Notes:

- 16. Data I/O is high-impedance if OE = V_{IH}.
 17. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 18. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[17]}$



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]



Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})



Truth Table (continued)


CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O -I/O ₇)	Write Lower Byte Only	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ -I/O ₁₅)	Write Upper Byte Only	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62127BVLL-55ZI	Z44	44-lead TSOP II	Industrial
70	CY62127BVLL-70ZI			
	CY62127BVLL-70BAI	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62127BVLL-70BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	

Package Diagrams

48-Ball (7.00 mm x 7.00 mm x 1.2 mm) FBGA BA48A






31-030 90- L





Package Diagrams (continued)


44-pin TSOP II Z44

DIMENSION IN MM (INCH)
MAX
MIN.














Package Diagrams (continued)

48-Lead VFBGA (6 x 8 x 1 mm) BV48A



TOP: VIEW





MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be trademarks of their respective holders.



Document Title: CY62127BV MoBL [®] 1M (64K x 16) Static RAM Document Number: 38-05155							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	109899	10/02/01	SZV	Change from Spec number: 38-01018 to 38-05155			
*A	113307	03/01/02	MGN	Format standardization & update ordering information			
*B	116362	09/04/02	GBI	Add footnote 1 and BV Package.			