To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

RENESAS

MOS INTEGRATED CIRCUIT

μPD448012-X

8M-BIT CMOS STATIC RAM
512K-WORD BY 16-BIT
EXTENDED TEMPERATURE OPERATION

Description

The μPD448012-X is a high speed, low power, 8,388,608 bits (524,288 words by 16 bits) CMOS static RAM.

The μPD448012-X has two chip enable pins (/CE1, CE2) to extend the capacity.

The μPD448012-X is packed in 48-pin PLASTIC TSOP (I) (Normal bent).

Features

- 524,288 words by 16 bits organization
- Fast access time: 55, 70, 85, 100, 120 ns (MAX.)
- Byte data control: /LB (I/O1 - I/O8), /UB (I/O9 - I/O16)
- Low voltage operation
  (B version: V_{CC} = 2.7 to 3.6 V, C version: V_{CC} = 2.2 to 3.6 V)
- Low V_{CC} data retention : 1.0 V (MIN.)
- Operating ambient temperature: T_A = –25 to +85°C
- Output Enable input for easy application
- Two Chip Enable inputs: /CE1, CE2

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating ambient temperature °C	Supply current		
				At operating mA (MAX.)	At standby μA (MAX.)	At data retention μA (MAX.)
μPD448012-BxxX	55, 70, 85, 100	2.7 to 3.6	–25 to +85	45 Note	15	6
μPD448012-CxxX	70, 85, 100, 120	2.2 to 3.6		45		

Note Cycle time ≥ 70 ns, μPD448012-B55X : 50 mA

Document No. M14466EJ7V0DS00 (7th edition)
Date Published September 2006 NS CP (K)
Printed in Japan

The mark <R> shows major revised points.

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

Ordering Information

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD448012GY-B55X-MJH	48-pin PLASTIC TSOP (I) (12x18) (Normal bent)	55	2.7 to 3.6	−25 to +85	B version
μPD448012GY-B70X-MJH		70			
μPD448012GY-B85X-MJH		85			
μPD448012GY-B10X-MJH		100			
μPD448012GY-C70X-MJH		70	2.2 to 3.6		C version
μPD448012GY-C85X-MJH		85			
μPD448012GY-C10X-MJH		100			
μPD448012GY-C12X-MJH		120			
μPD448012GY-B55X-MJH-A		55	2.7 to 3.6		B version
μPD448012GY-B70X-MJH-A		70			
μPD448012GY-B85X-MJH-A		85			
μPD448012GY-B10X-MJH-A		100			
μPD448012GY-C70X-MJH-A		70	2.2 to 3.6		C version
μPD448012GY-C85X-MJH-A		85			
μPD448012GY-C10X-MJH-A		100			
μPD448012GY-C12X-MJH-A		120			

Remark Products with -A at the end of the part number are lead-free products.

Pin Configuration (Marking Side)

/xxx indicates active low signal.

48-pin PLASTIC TSOP (I) (12x18) (Normal bent)

[μPD448012GY-BxxX-MJH]

[μPD448012GY-CxxX-MJH]

[μPD448012GY-BxxX-MJH-A]

[μPD448012GY-CxxX-MJH-A]



A0 - A18	:	Address inputs
I/O1 - I/O16	:	Data inputs / outputs
/CE1, CE2	:	Chip Enable 1, 2
/WE	:	Write Enable
/OE	:	Output Enable
/LB, /UB	:	Byte data select
V_{CC}	:	Power supply
GND	:	Ground
NC	:	No Connection

Remark Refer to **Package Drawing** for the 1-pin index mark.

Block Diagram



Truth Table

/CE1	CE2	/OE	/WE	/LB	/UB	Mode	I/O		Supply current
							I/O1 - I/O8	I/O9 - I/O16	
H	×	×	×	×	×	Not selected	High impedance	High impedance	I_{SB}
×	L	×	×	×	×				
L	H	H	H	×	×	Output disable	High impedance	High impedance	I_{CCA}
		L	H	L	L	Word read	D_{OUT}	D_{OUT}	
				L	H	Lower byte read	D_{OUT}	High impedance	
				H	L	Upper byte read	High impedance	D_{OUT}	
		×	L	L	L	Word write	D_{IN}	D_{IN}	
				L	H	Lower byte write	D_{IN}	High impedance	
				H	L	Upper byte write	High impedance	D_{IN}	
×	×	×	×	H	H	Not selected	High impedance	High impedance	I_{SB}

Remark × : V_{IH} or V_{IL}

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V_{CC}		–0.5 Note to +4.0	V
Input / Output voltage	V_T		–0.5 Note to V_{CC} + 0.4 (4.0 V MAX.)	V
Operating ambient temperature	T_A		–25 to +85	°C
Storage temperature	T_{stg}		–55 to +125	°C

Note –3.0 V (MIN.) (Pulse width : 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD448012-BxxX		μPD448012-CxxX		Unit
			MIN.	MAX.	MIN.	MAX.	
Supply voltage	V_{CC}		2.7	3.6	2.2	3.6	V
High level input voltage	V_{IH}	2.7 V ≤ V_{CC} ≤ 3.6 V	2.4	V_{CC} + 0.4	2.4	V_{CC} + 0.4	V
		2.2 V ≤ V_{CC} < 2.7 V	–	–	2.0	V_{CC} + 0.3	
Low level input voltage	V_{IL}		–0.3 Note	+0.5	–0.3 Note	+0.3	V
Operating ambient temperature	T_A		–25	+85	–25	+85	°C

Note –1.5 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	V_{IN} = 0 V			8	pF
Input / Output capacitance	$C_{I/O}$	$V_{I/O}$ = 0 V			10	pF

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

2. These parameters are not 100% tested.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Parameter	Symbol	Test condition		$V_{CC} \geq 2.7$ V			Unit
				μPD448012-BxxX			
				MIN.	TYP.	MAX.	
Input leakage current	I_{LI}	V_{IN} = 0 V to V_{CC}		–1.0		+1.0	μA
I/O leakage current	I_{LO}	$V_{I/O}$ = 0 V to V_{CC}, /CE1 = V_{IH} or CE2 = V_{IL} or /WE = V_{IL} or /OE = V_{IH}		–1.0		+1.0	μA
Operating supply current	I_{CCA1}	/CE1 = V_{IL}, CE2 = V_{IH}, Minimum cycle time, $I_{I/O}$ = 0 mA	Cycle time = 55 ns		–	50	mA
			Cycle time ≥ 70 ns		–	45	
	I_{CCA2}	/CE1 = V_{IL}, CE2 = V_{IH}, $I_{I/O}$ = 0 mA, Cycle time = ∞			–	4	
	I_{CCA3}	/CE1 ≤ 0.2 V, CE2 ≥ V_{CC} – 0.2 V, Cycle time = 1 μs, $I_{I/O}$ = 0 mA, V_{IL} ≤ 0.2 V, V_{IH} ≥ V_{CC} – 0.2 V			–	6	
Standby supply current	I_{SB}	/CE1 = V_{IH} or CE2 = V_{IL} or /LB = /UB = V_{IH}			–	0.6	mA
	I_{SB1}	/CE1 ≥ V_{CC} – 0.2 V, CE2 ≥ V_{CC} – 0.2 V			1.0	15	μA
	I_{SB2}	CE2 ≤ 0.2 V			1.0	15	
	I_{SB3}	/LB = /UB ≥ V_{CC} – 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ V_{CC} – 0.2 V			1.0	15	
High level output voltage	V_{OH}	I_{OH} = –0.5 mA		2.4			V
Low level output voltage	V_{OL}	I_{OL} = 1.0 mA				0.4	V

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition		$V_{CC} \geq 2.2$ V μPD448012-CxxX			Unit
				MIN.	TYP.	MAX.	
Input leakage current	I_{LI}	V_{IN} = 0 V to V_{CC}		–1.0		+1.0	μA
I/O leakage current	I_{LO}	$V_{I/O}$ = 0 V to V_{CC}, /CE1 = V_{IH} or CE2 = V_{IL} or /WE = V_{IL} or /OE = V_{IH}		–1.0		+1.0	μA
Operating supply current	I_{CCA1}	/CE1 = V_{IL}, CE2 = V_{IH}, Minimum cycle time,			–	45	mA
		$I_{I/O}$ = 0 mA	$V_{CC} \leq 2.7$ V		–	30	
	I_{CCA2}	/CE1 = V_{IL}, CE2 = V_{IH}, $I_{I/O}$ = 0 mA,			–	4	
		Cycle time = ∞	$V_{CC} \leq 2.7$ V		–	2	
	I_{CCA3}	/CE1 ≤ 0.2 V, CE2 ≥ V_{CC} – 0.2 V, Cycle time = 1 μs, $I_{I/O}$ = 0 mA, $V_{IL} \leq 0.2$ V,			–	6	
		$V_{IH} \geq V_{CC}$ – 0.2 V	$V_{CC} \leq 2.7$ V		–	5	
Standby supply current	I_{SB}	/CE1 = V_{IH} or CE2 = V_{IL} or			–	0.6	mA
		/LB = /UB = V_{IH}	$V_{CC} \leq 2.7$ V		–	0.6	
	I_{SB1}	/CE1 ≥ V_{CC} – 0.2 V,			1.0	15	μA
		CE2 ≥ V_{CC} – 0.2 V	$V_{CC} \leq 2.7$ V		0.9	13	
	I_{SB2}	CE2 ≤ 0.2 V			1.0	15	
			$V_{CC} \leq 2.7$ V		0.9	13	
	I_{SB3}	/LB = /UB ≥ V_{CC} – 0.2 V, /CE1 ≤ 0.2 V,			1.0	15	
		CE2 ≥ V_{CC} – 0.2 V	$V_{CC} \leq 2.7$ V		0.9	13	
High level output voltage	V_{OH}	I_{OH} = –0.5 mA		2.4			V
			$V_{CC} \leq 2.7$ V	1.8			
Low level output voltage	V_{OL}	I_{OL} = 1.0 mA				0.4	V

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

[μPD448012-B55X, μPD448012-B70X, μPD448012-B85X, μPD448012-B10X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 50 pF

[μPD448012-C70X, μPD448012-C85X, μPD448012-C10X, μPD448012-C12X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 30 pF

Read Cycle (1/2) (B version)

Parameter	Symbol	$V_{CC} \geq 2.7$ V								Unit	Condition
		μPD448012 -B55X		μPD448012 -B70X		μPD448012 -B85X		μPD448012 -B10X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	55		70		85		100		ns	
Address access time	t_{AA}		55		70		85		100	ns	**Note 1**
/CE1 access time	t_{CO1}		55		70		85		100	ns	
CE2 access time	t_{CO2}		55		70		85		100	ns	
/OE to output valid	t_{OE}		30		35		40		50	ns	
/LB, /UB to output valid	t_{BA}		55		70		85		100	ns	
Output hold from address change	t_{OH}	10		10		10		10		ns	
/CE1 to output in low impedance	t_{LZ1}	10		10		10		10		ns	**Note 2**
CE2 to output in low impedance	t_{LZ2}	10		10		10		10		ns	
/OE to output in low impedance	t_{OLZ}	0		0		0		0		ns	
/LB, /UB to output in low impedance	t_{BLZ}	10		10		10		10		ns	
/CE1 to output in high impedance	t_{HZ1}		20		25		30		35	ns	
CE2 to output in high impedance	t_{HZ2}		20		25		30		35	ns	
/OE to output in high impedance	t_{OHZ}		20		25		30		35	ns	
/LB, /UB to output in high impedance	t_{BHZ}		20		25		30		35	ns	

Notes 1. The output load is 1TTL + 50 pF.

2. The output load is 1TTL + 5 pF.

Read Cycle (2/2) (C version)

Parameter	Symbol	$V_{CC} \geq 2.2$ V								Unit	Condition
		μPD448012 -C70X		μPD448012 -C85X		μPD448012 -C10X		μPD448012 -C12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	70		85		100		120		ns	
Address access time	t_{AA}		70		85		100		120	ns	**Note 1**
/CE1 access time	t_{CO1}		70		85		100		120	ns	
CE2 access time	t_{CO2}		70		85		100		120	ns	
/OE to output valid	t_{OE}		35		40		50		60	ns	
/LB, /UB to output valid	t_{BA}		70		85		100		120	ns	
Output hold from address change	t_{OH}	10		10		10		10		ns	
/CE1 to output in low impedance	t_{LZ1}	10		10		10		10		ns	**Note 2**
CE2 to output in low impedance	t_{LZ2}	10		10		10		10		ns	
/OE to output in low impedance	t_{OLZ}	0		0		0		0		ns	
/LB, /UB to output in low impedance	t_{BLZ}	10		10		10		10		ns	
/CE1 to output in high impedance	t_{HZ1}		25		30		35		40	ns	
CE2 to output in high impedance	t_{HZ2}		25		30		35		40	ns	
/OE to output in high impedance	t_{OHZ}		25		30		35		40	ns	
/LB, /UB to output in high impedance	t_{BHZ}		25		30		35		40	ns	

Notes 1. The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.

Write Cycle (1/2) (B version)

Parameter	Symbol	$V_{CC} \geq 2.7$ V								Unit	Condition
		μPD448012 -B55X		μPD448012 -B70X		μPD448012 -B85X		μPD448012 -B10X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t_{WC}	55		70		85		100		ns	
/CE1 to end of write	t_{CW1}	50		55		70		80		ns	
CE2 to end of write	t_{CW2}	50		55		70		80		ns	
/LB, /UB to end of write	t_{BW}	50		55		70		80		ns	
Address valid to end of write	t_{AW}	50		55		70		80		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Write pulse width	t_{WP}	45		50		55		60		ns	
Write recovery time	t_{WR}	0		0		0		0		ns	
Data valid to end of write	t_{DW}	25		30		35		40		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
/WE to output in high impedance	t_{WHZ}		20		25		30		35	ns	**Note**
Output active from end of write	t_{OW}	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Write Cycle (2/2) (C version)

Parameter	Symbol	$V_{CC} \geq 2.2$V								Unit	Condition
		μPD448012 -C70X		μPD448012 -C85X		μPD448012 -C10X		μPD448012 -C12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t_{WC}	70		85		100		120		ns	
/CE1 to end of write	t_{CW1}	55		70		80		100		ns	
CE2 to end of write	t_{CW2}	55		70		80		100		ns	
/LB, /UB to end of write	t_{BW}	55		70		80		100		ns	
Address valid to end of write	t_{AW}	55		70		80		100		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Write pulse width	t_{WP}	50		55		60		85		ns	
Write recovery time	t_{WR}	0		0		0		0		ns	
Data valid to end of write	t_{DW}	30		35		40		60		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
/WE to output in high impedance	t_{WHZ}		25		30		35		40	ns	**Note**
Output active from end of write	t_{OW}	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Write Cycle Timing Chart 1 (/WE Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 (/CE1 Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

Write Cycle Timing Chart 4 (/LB, /UB Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

Low V_{CC} Data Retention Characteristics (T_A = –25 to +85°C)

Parameter	Symbol	Test Condition	V_{CC} ≥ 2.7 V			V_{CC} ≥ 2.2 V			Unit
			μPD448012 -B××X			μPD448012 -C××X			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	V_{CCDR1}	/CE1 ≥ V_{CC} – 0.2 V, CE2 ≥ V_{CC} – 0.2 V	1.0		3.6	1.0		3.6	V
	V_{CCDR2}	CE2 ≤ 0.2 V	1.0		3.6	1.0		3.6	
	V_{CCDR3}	/LB = /UB ≥ V_{CC} – 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ V_{CC} – 0.2 V	1.0		3.6	1.0		3.6	
Data retention supply current	I_{CCDR1}	V_{CC} = 1.5 V, /CE1 ≥ V_{CC} – 0.2 V, CE2 ≥ V_{CC} – 0.2 V		0.5	6.0		0.5	6.0	μA
	I_{CCDR2}	V_{CC} = 1.5 V, CE2 ≤ 0.2 V		0.5	6.0		0.5	6.0	
	I_{CCDR3}	V_{CC} = 1.5 V, /LB = /UB ≥ V_{CC} – 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ V_{CC} – 0.2 V		0.5	6.0		0.5	6.0	
Chip deselection to data retention mode	t_{CDR}		0			0			ns
Operation recovery time	t_R		t_{RC} Note			t_{RC} Note			ns

Note t_{RC} : Read cycle time

Data Retention Timing Chart

(1) /CE1 Controlled



Note B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling /CE1, the input level of CE2 must be ≥ V_{CC} – 0.2 V or ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.

(2) CE2 Controlled



Note B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling CE2, the other pins (/CE1, Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.

(3) /LB, /UB Controlled



Note B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling /LB and /UB, the input level of /CE1 and CE2 must be ≥ V_{CC} – 0.2 V or ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

Package Drawing

48-PIN PLASTIC TSOP(I) (12x18)



NOTES

1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)

ITEM	MILLIMETERS
A	12.0±0.1
B	0.45 MAX.
C	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
M	0.10
N	0.10
P	18.0±0.2
Q	$3^{\circ}{}^{+5^{\circ}}_{-3^{\circ}}$
R	0.25
S	0.60±0.15

S48GY-50-MJH1-1

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD448012-X.

Types of Surface Mount Device

μPD448012GY-BxxX-MJH : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)
μPD448012GY-CxxX-MJH : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)
μPD448012GY-BxxX-MJH-A : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)
μPD448012GY-CxxX-MJH-A : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)

<R> **Quality Grade**

- A quality grade of the products is “Standard”.
- Anti-radioactive design is not implemented in the products.
- Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.

Revision History

Edition/ Date	Page		Type of revision	Location	Description (Previous edition → This edition)
	This edition	Previous edition			
7th edition/ Sep. 2006	p.20	p.20	Addition	Quality Grade	Section of Quality Grade has been added.

[MEMO]

NOTES FOR CMOS DEVICES

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements.

Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- **The information in this document is current as of September, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
  The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).