Block

REFERENCE ONLY

28F016SA FlashFile[™] MEMORY

Includes Commercial and Extended Temperature Specifications

■ User-Selectable 3.3 V or 5 V V_{CC}

70 ns Maximum Access Time

User-Configurable x8 or x16 Operation

28.6 MB/sec Burst Write Transfer Rate

- Revolutionary Architecture
 Pipelined Command Execution
 - Program during Erase
 - Command Superset of Intel 28F008SA
- 1 mA Typical I_{CC} in Static Mode
- 1 µA Typical Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6 µm ETOX[™] IV Flash Technology
- 56-Lead, 1.2 mm x 14 mm x 20 mm TSOP Package

1 Million Typical Erase Cycles per

56-Lead, 1.8 mm x 16 mm x 23.7 mm SSOP Package

Intel's 28F016SA 16-Mbit FlashFile[™] memory is a revolutionary architecture which is the ideal choice for designing embedded direct-execute code and mass storage data/file flash memory systems. With innovative capabilities, low-power, extended temperature operation and high read/program performance, the 28F016SA enables the design of truly mobile, high-performance communications and computing products.

The 28F016SA is the highest density, highest performance nonvolatile read/program solution for solid-state storage applications. Its symmetrically-blocked architecture (100% compatible with the 28F008SA 8-Mbit FlashFile memory), extended cycling, extended temperature operation, flexible V_{CC}, fast program and read performance and selective block locking provide highly flexible memory components suitable for Resident Flash Arrays, high-density memory cards and PCMCIA-ATA flash drives. The 28F016SA dual read voltage enables the design of memory cards which can be interchangeably read/written in 3.3 V and 5.0 V systems. Its x8/x16 architecture allows optimization of the memory-to-processor interface. Its high read performance and flexible block locking enable both storage and execution of operating systems and application software. Manufactured on Intel's 0.6 μ m ETOX IV process technology, the 28F016SA is the most cost-effective, highest density monolithic 3.3 V FlashFile memory.

New Design Recommendations:

For new 3.3 V V_{CC} designs with this device, Intel recommends using 16-Mbit Word-Wide FlashFile[™] memory. Reference *Word-Wide FlashFile[™] Memory Family 28F160S3, 28F320S3* datasheet, order number 290608. For new 3.3 V V_{CC} x8 I/O designs with this device, Intel recommends using the 16-Mbit Byte-Wide Smart 3 FlashFile[™] memory. Reference *Byte-Wide Smart 3 FlashFile[™] Memory Family* datasheet, order number 290598.

For new 5 V V_{CC} designs with this device, Intel recommends using the 16-Mbit Word-Wide FlashFile[™] memory. Reference *Word-Wide FlashFile[™] Memory Family 28F160S5, 28F320S5* datasheet, order number 290609. For new 5 V V_{CC} x8 I/O designs with this device, Intel recommends using the 16-Mbit Byte-Wide Smart 5 FlashFile[™] memory. Reference *Byte-Wide Smart 5 FlashFile[™] Memory Family* datasheet, order number 290597.

These documents are also available at Intel's website, http://www.intel.com/design/flcomp.

December 1997

Order Number: 290489-005

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F016SA may contain design defects or errors known as errata. Current characterized errata are available upon request.

*Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION, 1997

CG-041493

*Third-party brands and names are the property of their respective owners.

PAGE

3

CONTENTS

PAGE

1.0 INTRODUCTION	5
1.1 Product Overview	5
2.0 DEVICE PINOUT	6
2.1 Lead Descriptions	8
3.0 MEMORY MAPS	.12
3.1 Extended Status Register Memory Map	.13
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS	.14

4.1 Bus Operations for Word-Wide Mode (BYTE# = V _{IH})14
4.2 Bus Operations for Byte-Wide Mode (BYTE# = V _{IL})14
4.3 28F008SA–Compatible Mode Command Bus Definitions15
4.4 28F016SA–Performance Enhancement Command Bus Definitions16
4.5 Compatible Status Register18
4.6 Global Status Register19
4.7 Block Status Register
5.0 ELECTRICAL SPECIFICATIONS21
5.1 Absolute Maximum Ratings21
5.2 Capacitance22
5.3 Timing Nomenclature23
5.4 DC Characteristics (V_{CC} = 3.3V ± 10%)26 5.5 DC Characteristics
$(V_{CC} = 5.0V \pm 10\%, 5.0V \pm 5\%)$ 29

5.6 AC Characteristics–Read Only	
Operations	32
5.7 Power-Up and Reset Timings	37
5.8 AC Characteristics for WE#–Controlled Command Write Operations	38
5.9 AC Characteristics for CE#–Controlled Command Write Operations	42
5.10 AC Characteristics for Page Buffer Write Operations	46
5.11 Erase and Word/Byte Program Performance, Cycling Performance and	40
Suspend Latency	49
6.0 DERATING CURVES	
	50
6.0 DERATING CURVES 7.0 MECHANICAL SPECIFICATIONS FOR TSOP	50
6.0 DERATING CURVES 7.0 MECHANICAL SPECIFICATIONS FOR	50 52
6.0 DERATING CURVES 7.0 MECHANICAL SPECIFICATIONS FOR TSOP 8.0 MECHANICAL SPECIFICATIONS FOR	50 52 53
 6.0 DERATING CURVES 7.0 MECHANICAL SPECIFICATIONS FOR TSOP 8.0 MECHANICAL SPECIFICATIONS FOR SSOP 9.0 Device Nomenclature and Ordering 	50 52 53 54

int_{el}.

REVISION HISTORY

Number	Description
-001	Original Version
-002	Added 56-Lead SSOP Package Separated AC Reading Timing Specs t _{AVEL} , t _{AVGL} for Extended Status Register Reads Modified Device Nomenclature Added Ordering Information Added Page Buffer Typical Program Performance numbers Added Typical Erase Suspend Latencies For I _{CCD} (Deep Power-Down current) BYTE# must be at CMOS levels Added SSOP package mechanical specifications Revised document status from "Advanced Information" to "Preliminary"
-003	Section 5.11: Renamed specification "Erase Suspend Latency Time to Program" as "Auto Erase Suspend Latency Time to Program" Section 5.7: Added specifications t _{PHEL3} , t _{PHEL5} TSOP dimension A ₁ = 0.05 mm (min) SSOP dimension B = 0.40 mm (max) Minor cosmetic changes
-004	Update: Changed Deep Power Down Current Changed Standby Current Changed Sleep Mode Current Combined Commercial and Extended Temperature information into single datasheet
-005	Added New Design Recommendations section to cover page

SEE NEW DESIGN RECOMMENDATIONS

1.0 INTRODUCTION

The documentation of the Intel 28F016SA memory device includes this datasheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this datasheet.

The datasheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. *The 16-Mbit Flash Product Family User's Manual* provides complete descriptions of the user modes, system interface examples and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with Intel 28F008SA.

1.1 Product Overview

The 28F016SA is a high-performance 16-Mbit (16,777,216 bit) block erasable nonvolatile random access memory organized as either 1 Mword x 16 or 2 Mbyte x 8. The 28F016SA includes thirty-two 64-KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 4.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease-of-use.

Among the significant enhancements on the 28F016SA:

- 3.3V Low Power Capability
- Improved Program Performance
- Dedicated Block Program/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/program operation.

The 28F016SA will be available in a 56-lead, 1.2 mm thick, 14 mm x 20 mm TSOP type I package or a 56-lead, 1.8 mm thick, 16 mm x 23.7 mm SSOP package. The TSOP form factor and pinout allow for very high board layout densities. SSOP packaging provides relaxed lead spacing dimensions.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal algorithm automation allows word/byte programs and block erase operations to be executed using a two-write command sequence to the CUI in the same way as the 28F008SA 8-Mbit FlashFile memory.

A superset of commands have been added to the basic 28F008SA command-set to achieve higher program performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queueing Capability
- Automatic Data Programs during Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Programs in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 6 μ s, a 33% improvement over the 28F008SA. A block erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks, which is a 65% improvement over the 28F008SA.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve typically onemillion block erase cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems. Additionally, wear leveling of block erase cycles can be used to minimize the program/erase performance differences across blocks.

The 28F016SA incorporates two Page Buffers of 256 bytes (128 words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of command writes to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the 28F008SA requires an operation to complete before the next operation can be requested, the 28F016SA allows queueing of the next operation while the memory executes the current operation. This eliminates system overhead

when writing several bytes in a row to the array or erasing several blocks at the same time. The 28F016SA can also perform program operations to one block of memory while performing erase of another block.

The 28F016SA provides user-selectable block locking to protect code or data such as device drivers, PCMCIA card information, ROM-executable O/S or application code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the 28F016SA has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The 28F016SA contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the 28F008SA FlashFile memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the 28F016SA from a 28F008SAbased design.
- A Global Status Register (GSR) which informs the system of Command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for byte-wide and word-wide modes are shown in Figures 5 and 6.

The 28F016SA incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the *16-Mbit Flash Product Family User's Manual.*

The 28F016SA also incorporates a dual chip-enable function with two input pins, CE_0 # and CE_1 #. These pins have exactly the same functionality as the regular chip-enable pin CE# on the 28F008SA. For minimum chip designs, CE_1 # may be tied to ground to use CE_0 # as the chip enable input. The 28F016SA uses the logical combination of these

intel

two signals to enable or disable the entire chip. Both CE_0 # and CE_1 # must be active low to enable the device and, if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE# pin allows either x8 or x16 read/programs to the 28F016SA. BYTE# at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device block diagram is shown in Figure 1.

The 28F016SA is specified for a maximum access time of 70 ns (t_{ACC}) at 5.0V operation (4.75V to 5.25V) over the commercial temperature range (0°C to +70°C). A corresponding maximum access time of 120 ns at 3.3V (3.0V to 3.6V and 0°C to +70°C) is achieved for reduced power consumption applications.

The 28F016SA incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in the static mode of operation (addresses not switching).

In APS mode, the typical I_{CC} current is 1 mA at 5.0V (0.8 mA at 3.3V).

A deep power-down mode of operation is invoked when the RP# (called PWD# on the 28F008SA) pin transitions low. This mode brings the device power consumption to less than 1.0 μ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time is required from RP# switching high until outputs are again valid. In the deep power-down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS standby mode of operation is enabled when either CE₀# or CE₁# transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{CC} standby current of 50 μ A.

2.0 DEVICE PINOUT

The 28F016SA 56-lead TSOP Type I pinout configuration is shown in Figure 2. The 56-lead SSOP pinout configuration is shown in Figure 3.

SEE NEW DESIGN RECOMMENDATIONS

int_{el}.




Figure 1. 28F016SA Block Diagram Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers

SEE NEW DESIGN RECOMMENDATIONS

2.1 Lead Descriptions

Symbol	Туре	Name and Function
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when the device is in x8 mode. This address is latched in x8 data programs. Not used in x16 mode (i.e., the A_0 input buffer is turned off when BYTE# is high).
A ₁₋ A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A_{6-15} selects 1 of 1024 rows, and A_{1-5} selects 16 of 512 columns. These addresses are latched during data programs.
A ₁₆ –A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 erase blocks. These addresses are latched during data programs, block erase and lock block operations.
DQ ₀ -DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate read mode. Floated when the chip is deselected or the outputs are disabled.
DQ ₈ -DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 data program operations. Outputs array, buffer or identifier data in the appropriate read mode; not used for Status Register reads. Floated when the chip is deselected or the outputs are disabled.
CE ₀ #,CE ₁ #	INPUT	CHIP ENABLE INPUTS : Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE ₀ # or CE ₁ # high, the device is deselected and power consumption reduces to standby levels upon completion of any current data program or block erase operations. Both CE ₀ #, CE ₁ # must be low to select the device. All timing specifications are the same for both signals. Device selection occurs with the latter falling edge of CE ₀ # or CE ₁ #. The first rising edge of CE ₀ # or CE ₁ # disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP# low places the device in a deep power- down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from deep power-down, a recovery time is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready (with all status flags cleared).
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CEx# overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
		Page Buffer addresses are latched on the falling edge of WE#.

8

2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or block erase is suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #,CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a nonvolatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent data programs or block erases. When WP# is high, all blocks can be written or erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ_{0-7} , and DQ_{8-15} float. Address A_0 selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A_0 input buffer. Address A_1 then becomes the lowest order address.
3/5#	INPUT	3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation.
		NOTES:
		Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V _{PP}	SUPPLY	ERASE/PROGRAM POWER SUPPLY: For erasing memory array blocks or writing words/bytes/pages into the flash array.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (3.3V \pm 10%, 5.0V \pm 10%, 5.0V \pm 5%): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: Lead may be driven or left floating.

35# 35# 35# 1		F016SV					28F016SV	28F032SA
NOTE:	EL# A 20 A 19 A 18 A 17 A 19 A 8 A 8 A 8 A 2 A 2 A 4 A 3 A 2 A 3 A 2 A 3 A 2 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3	NC A20 A20 A20 A20 A20 A19 A19 A18 A19 A18 A18 A17 A17 A17 A18 A16 A16 A17 A16 A16 A16 A16 A16 A15 A14 A13 A13 A13 A13 VCc VCc UL1 VVP VPP VPP VP VPP VPP A10 A10 A10 A10 A10 A10 A10 A10 A10 A20 A20 A20 A2 A3 A3	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	56-LEAD TSOP PING		54 OE# 53 DC4 53 DC4 51 DC7 54 DC4 48 GAD 47 DC4 48 DC4 44 VCc 42 GAD 98 DC4 41 DC4 42 GAD 98 DC4 38 DC4 38 DC4 34 DC4 32 A0 33 DC4	$\begin{array}{l} OE^{\#}_{}\\ RYIBY^{\#}_{}\\ DA_{}^{15}\\ DA_{}^{7}_{}\\ DA_{}^{14}_{}\\ DA_{}^{6}_{}\\ GND\\ DD_{}^{13}_{}\\ DA_{}^{5}_{}\\ Vcc\\ GND\\ DA_{}^{12}_{}\\ Vcc\\ SND\\ DA_{}^{12}_{}\\ DA_{}^{3}_{}\\ DA_{}^{0}_{}\\ DA_{}^{0}_{}\\ DA_{}^{0}\\ BYTE^{\#}_{}\\ NC \end{array}$	OE# RY/B/# DQ 15 DQ 7 DQ 14 GND DQ 13 DQ 13 DQ 12 DQ 4 CC GND DQ 11 DQ 2 SND DQ 12 DQ 4 CC GND DQ 10 DQ 10 DQ 10 DQ 10 SND DQ 10 SND SND SND SND SND SND SND SND SND SND
	-	OP Mechanical [Diagrams and Dimen	sions are shown at	the end of this specificati	ion.		0403_02



SEE NEW DESIGN RECOMMENDATIONS

28F016SV CE ₀ # A ₁₂ A ₁₃ A ₁₄ A ₁₅ 3/5# CE ₁ # NC A ₂₀ A ₁₉	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	28F016SV V _{PP} RP# A ₁₁ A ₁₀ A ₉ A ₁ A ₂ A ₃ A ₄ A ₅ A ₅
A ₁₄ A ₁₅ 3/5# CE ₁ # NC A ₂₀	A ₁₅ 5 3/5# 6 CE ₁ # 7 NC 8 A ₂₀ 9	DA28F016SA 56-LEAD SSOP STANDARD PINOUT 1.8 mm x 16 mm x 23.7 mm TOP VIEW	$\begin{array}{c c} 52 \\ \hline \\ 51 \\ \hline \\ 50 \\ \hline \\ 49 \\ \hline \\ 48 \\ \hline \\ \\ 4_4 \end{array} \begin{array}{c} A_9 \\ A_3 \\ A_4 \end{array}$	A ₉ A ₁ A ₂ A ₃ A ₄
				0489_17

Figure 3. SSOP Pinout Configuration

0489_03

3.0 MEMORY MAPS

A _[20-0]		
1FFFFF 1F0000	64-Kbyte Block	31
1EFFFF 1E0000	64-Kbyte Block	30
1DFFFF 1D0000	64-Kbyte Block	29
1CFFFF	64-Kbyte Block	28
1C0000 1BFFFF 1B0000	64-Kbyte Block	27
1AFFF 1A0000	64-Kbyte Block	26
19FFFF	64-Kbyte Block	25
190000 18FFFF 180000	64-Kbyte Block	24
175555 175555 170000	64-Kbyte Block	23
170000 16FFFF 160000	64-Kbyte Block	22
15FFFF	64-Kbyte Block	21
150000 14FFFF	64-Kbyte Block	20
140000 13FFFF 130000	64-Kbyte Block	19
12FFFF	64-Kbyte Block	18
120000 11FFFF	64-Kbyte Block	17
110000 10FFFF 100000	64-Kbyte Block	16
0FFFFF	64-Kbyte Block	15
0F0000 0EFFFF 0E0000	64-Kbyte Block	14
0DFFFF 0D0000	64-Kbyte Block	13
0CFFFF 0C0000	64-Kbyte Block	12
0BFFFF 0B0000	64-Kbyte Block	11
0AFFFF 0A0000	64-Kbyte Block	10
09FFFF 090000	64-Kbyte Block	9
08FFFF 080000	64-Kbyte Block	8
07FFFF 070000	64-Kbyte Block	7
060000 06FFFF	64-Kbyte Block	6
050000 05FFFF	64-Kbyte Block	5
04FFFF 040000	64-Kbyte Block	4
03FFFF 030000	64-Kbyte Block	3
02FFFF 020000	64-Kbyte Block	2
01FFFF 010000	64-Kbyte Block	1
00FFFF 000000	64-Kbyte Block	0

Figure 4. 28F016SA Memory Map (Byte-Wide Mode)

12

A[20-1] F8003H

F8002H

F8001H

F8000H

08001H

00003H

00002H

00001H

00000H

0489_05

intel

3.1 **Extended Status Register Memory Map**

8 MODE	A[20-0]	x16 MODE
RESERVED	1F0006H	RESERV
GSR	1F0005H	GSR
RESERVED	1F0004H	RESERV
BSR 31	1F0003H	
RESERVED	1F0002H	BSR
RESERVED	1F0001H	RESERV
-	J 1F0000H	RESERV
RESERVED	010002H	RESER
RESERVED	000006H	
GSR	000005H	RESER
	000004H	GS
RESERVED	000003H	RESER
BSR 0	000002H	BSI
	00000211	RESER
RESERVED	000001H	-

Figure 5. Extended Status Register Memory Map (Byte-Wide Mode)

Figure 6. Extended Status Register Memory Map (Word-Wide Mode)



4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A 1	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	VIH	Х	Dout	Х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	VIH	Х	High Z	Х
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	Х	Х	Х	High Z	Х
Deep Power-Down	1,3	VIL	Х	Х	Х	Х	Х	High Z	V _{OH}
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	0089H	Vон
Device ID	4	VIH	VIL	VIL	VIL	VIH	VIH	66A0H	Vон
Write	1,5,6	VIH	VIL	V _{IL}	VIH	V _{IL}	Х	D _{IN}	Х

4.1 Bus Operations for Word-Wide Mode (BYTE# = V_{IH})

4.2 Bus Operations for Byte-Wide Mode (BYTE# = VIL)

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₀	DQ ₀₋₇	RY/BY#
Read	1,2,7	VIH	VIL	VIL	VIL	VIH	Х	D _{OUT}	Х
Output Disable	1,6,7	VIH	VIL	VIL	VIH	VIH	Х	High Z	Х
Standby	1,6,7	VIH	Vil Vih Vih	Vih Vil Vih	Х	Х	Х	High Z	Х
Deep Power-Down	1,3	VIL	Х	Х	Х	Х	Х	High Z	Vон
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	VIL	89H	Vон
Device ID	4	VIH	VIL	VIL	VIL	VIH	V _{IH}	A0H	V _{OH}
Write	1,5,6	VIH	VIL	VIL	VIH	VIL	Х	D _{IN}	Х

NOTES:

1. X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH}.

RY/BY# output is open drain. When the WSM is ready, block erase is suspended or the device is in deep power-down
mode. RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. RY/BY# at V_{OH} is independent of OE# while a WSM
operation is in progress.

3. RP# at GND \pm 0.2V ensures the lowest deep power-down current.

4. A_0 and A_1 at V_{IL} provide manufacturer ID codes in x8 and x16 modes, respectively. A_0 and A_1 at V_{IH} provide device ID codes in x8 and x16 modes, respectively. All other addresses are set to zero.

 Commands for different block erase operations, data program operations or lock-block operations can only be successfully completed when V_{PP} = V_{PPH}.

 While the WSM is running, RY/BY# in level-mode (default) stays at V_{OL} until all operations are complete. RY/BY# goes to V_{OH} when the WSM is not busy or in erase suspend mode.

 RY/BY# may be at V_{OL} while the WSM is busy performing various operations; for example, a Status Register read during a data program operation.

14

4.3 28F008SA–Compatible Mode Command Bus Definitions

		Fir	st Bus Cy	/cle	Second Bus Cycle			
Command	Notes	Oper	Addr	Data ⁽⁴⁾	Oper	Addr	Data	
Read Array		Write	Х	xxFFH	Read	AA	AD	
Intelligent Identifier	1	Write	Х	xx90H	Read	IA	ID	
Read Compatible Status Register	2	Write	Х	xx70H	Read	Х	CSRD	
Clear Status Register	3	Write	Х	xx50H				
Word/Byte Program		Write	Х	xx40H	Write	PA	PD	
Alternate Word/Byte Program		Write	Х	xx10H	Write	PA	PD	
Block Erase/Confirm		Write	Х	xx20H	Write	BA	xxD0H	
Erase Suspend/Resume		Write	Х	xxB0H	Write	Х	xxD0H	

ADDRESS A = Array Address

X = Don't Care

DATA AD = Array

BA = Block Address IA = Identifier Address PA = Program Address AD = Array Data CSRD = CSR Data ID = Identifier Data PD = Program Data

NOTES:

1. Following the Intelligent Identifier command, two read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters data program, block erase, or suspend operations.

3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.

4. The upper byte of the data bus (DQ₈₋₁₅) during command writes is a "Don't Care" in x16 operation of the device.

See Status Register definitions.



4.4 28F016SA–Performance Enhancement Command Bus Definitions

			Fi	rst Bus	Cycle	Sec	ond Bu	s Cycle	Th	ird Bus	Cycle
Command	Mode	Notes	Oper	Addr	Data ⁽¹²⁾	Oper	Addr	Data ⁽¹²⁾	Oper	Addr	Data
Read Extended Status Register		1	Write	Х	xx71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	х	xx72H						
Read Page Buffer			Write	х	xx75H	Read	PBA	PD			
Single Load to Page Buffer			Write	Х	xx74H	Write	PBA	PD			
Sequential Load to Page Buffer	x8	4,6,10	Write	Х	xxE0H	Write	Х	BCL	Write	х	BCH
	x16	4,5,6,10	Write	х	xxE0H	Write	х	WCL	Write	х	WCH
Page Buffer Write to Flash	x8	3,4,9,10	Write	х	xx0CH	Write	A ₀	BC(L,H)	Write	PA	BC(H,L)
	x16	4,5,10	Write	х	xx0CH	Write	х	WCL	Write	PA	WCH
Two-Byte Program	x8	3	Write	х	xxFBH	Write	A0	WD(L,H)	Write	PA	WD(H,L)
Lock Block/Confirm			Write	х	xx77H	Write	BA	xxD0H			
Upload Status Bits/Confirm		2	Write	х	xx97H	Write	х	xxD0H			
Upload Device Information			Write	х	xx99H	Write	х	xxD0H			
Erase All Unlocked Blocks/Confirm			Write	Х	xxA7H	Write	Х	xxD0H			
RY/BY# Enable to Level-Mode		8	Write	Х	xx96H	Write	Х	xx01H			
RY/BY# Pulse-On- Write		8	Write	Х	xx96H	Write	Х	xx02H			
RY/BY# Pulse-On- Erase		8	Write	Х	xx96H	Write	Х	xx03H			
RY/BY# Disable		8	Write	х	xx96H	Write	х	xx04H			
Sleep		11	Write	х	xxF0H						
Abort			Write	х	xx80H						

ADDRESS

BA = Block Address PBA = Page Buffer Address RA = Extended Register Address PA = Program Address X = Don't Care

DATA

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data $\begin{array}{l} \text{WC } (\text{L},\text{H}) = \text{Word Count (Low, High)} \\ \text{BC } (\text{L},\text{H}) = \text{Byte Count (Low, High)} \\ \text{WD } (\text{L},\text{H}) = \text{Write Data (Low, High)} \\ \end{array}$

16

NOTES:

- 1. RA can be the GSR address or any BSR address. See Figures 5 and 6 for Extended Status Register MemoryMaps.
- 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- 3. A₀ is automatically complemented to load the second byte of data. BYTE# must be at V_{L} . The A₀ value determines which WD/BC is supplied first: A₀ = 0 looks at the WDL/BCL, A₀ = 1 looks at the WDH/BCH.
- BCH/WCH must be at 00H for this product because of the 256-byte (128-word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-byte segment within an array block. They are simply shown for future Page Buffer expandability.
- 5. In x16 mode, only the lower byte DQ_{0-7} is used for WCL and WCH. The upper byte DQ_{8-15} is a don't care.
- 6. PBA and PD (whose count is given in cycles 2 and 3) are supplied starting in the fourth cycle, which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure the RY/BY# output to one of two pulse-modes or enable and disable the RYBY# function.
- 9. Program address, PA, is the destination address in the flash array which must match the source address in the Page Buffer. Refer to the 16-Mbit Flash Product Family User's Manual
- 10. BCL = 00H corresponds to a byte count of 1. Similarly, WCL = 00H corresponds to a word count of 1.
- 11. To ensure that the 28F016SA's power consumption during sleep mode reaches the deep power-down current level, the system also needs to de-select the chip by taking either or both CE₀# or CE₁# high.
- 12. The upper byte of the data bus (DQ_{8-15}) during command writes is a "Don't Care" in x16 operation of the device.

Compatible Status Register 4.5

WSMS	ESS	ES	DWS	VPPS	R			
7	6	5	4	3	2	1	0	
					NO	TES:		
1 :	RITE STATE = Ready = Busy	MACHINE ST	ATUS	RY/BY# output or WSMS bit must be checked to determine completion of an operation (erase suspend, block erase or data program) before the appropriate Status bit (ESS, ES or DWS) is checked for success.				
1:	RASE-SUSPE = Erase Suspe = Erase In Pro	ended	eted					
1 :	RASE STATU = Error In Bloc = Successful I	k Erasure		If DWS and ES are set to "1" during a block erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.				
1:	ATA WRITE S = Error in Data = Data Progra	a Program						
CSR.3 = V _{PP} STATUS 1 = V _{PP} Low Detect, Operation Abort 0 = V _{PP} OK The VPPS bit, unlike an A/D converter, does not provide continuous indication of V _{PP} level. The WSM interrogates V _{PP} 's level only after the Data Program or Block Erase command sequences have been entered, and informs the system if V _{PP} has not been switched on. VPPS is not guaranteed to report accurate feedback between V _{PPL} and V _{PPH} .								

SEE NEW DESIGN RECOMMENDATIONS

4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS	
7	6	5	4	3	2	1	0	
1 =	RITE STATE = Ready = Busy	MACHINE S	TATUS	NOTES: [1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (block lock, erase suspend, any RY/BY# reconfig- uration, Upload Status Bits, block erase or data program) before the appropriate Status bit (OSS or DOS) is checked for success.				
1 :	PERATION S = Operation S = Operation ir	uspended						
1 =	EVICE OPER = Operation U = Operation S Running	nsuccessful						
1 =	EVICE SLEEF = Device in SI = Device Not	eep						
) = Operation Running 1 = Device in		-	If operation currently running, then $GSR.7 = 0$. If device pending sleep, then $GSR.7 = 0$.				
	Sleep = Operation 1 = Operation Aborted			Operation a command.	aborted: Unsu	ccessful due t	o Abort	
1 =	UEUE STAT = Queue Full = Queue Avai							
1 :	AGE BUFFER = One or Two = No Page Bu	Page Buffers	Available	The device	contains two	Page Buffers.		
1 =	AGE BUFFER = Selected Pa = Selected Pa	ge Buffer Rea		Selected Pa operation.	age Buffer is c	currently busy	with WSM	
1 =	AGE BUFFER = Page Buffer = Page Buffer	1 Selected	ATUS					

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R		
7	6	5	4	3	2	1	0		
	CK STATUS Ready Busy			NOTES: [1] RY/BY# output or BS bit must be checked to determine completion of an operation (block lock, erase suspend, any RY/BY# reconfiguration, Upload Status Bits, block erase or data program) before the appropriate Status bits (BOS, BLS) is checked for success.					
	CK-LOCK ST Block Unlocke Block Locked	d for Program							
0 = 0	CK OPERAT Operation Uns Operation Suc Running	successful		The BOAS bi	it will not be se	et until BSR.7	⁻ = 1.		
	CK OPERAT	orted	STATUS						
01= 10=	4 = Operation S Currently Ru = Not a Valid (= Operation U = Operation A	unning Combination nsuccessful		Operation ha	lted via Abort	command.			
-	EUE STATUS Queue Full Queue Availat								
	STATUS / _{PP} Low Dete / _{PP} OK	ct, Operation	Abort						
BSR.1–0 = R These bits are	-		-	ENTS when polling	the BSRs.				

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

20

NOTICE: This is a production datasheet. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before

* WARNING: Stressing the device beyond the "Absolute

Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating

Conditions" is not recommended and extended exposure

ELECTRICAL SPECIFICATIONS 5.0

5.1 **Absolute Maximum Ratings***

Temperature under Bias 0°C to +80°C Storage Temperature..... -65°C to +125°C

V_{CC} = 3.3V ± 10% Systems

ΤA

Vpp

v

I

IOUT

beyond the "Operating Conditions" may effect device reliability. Sym Parameter Notes Min Max Units **Test Conditions Operating Temperature, Commercial** 1 0 70 °C Ambient Temperature V Vcc V_{CC} with Respect to GND 2 -0.2 7.0 V VPP Supply Voltage with Respect to GND 2,3 -0.2 14.0 Voltage on Any Pin (Except V_{CC}, V_{PP}) Vcc 2 V -0.5 with Respect to GND +0.5Current into Any Non-Supply Pin 5 ± 30 mΑ

4

100

mΑ

finalizing a design.

Vcc = 5.0V ± 10% , Vcc = 5.0V ± 5% Systems⁽⁶⁾

Output Short Circuit Current

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T _A	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V_{CC}	V _{CC} with Respect to GND	2	-0.2	7.0	V	
V_{PP}	V _{PP} Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	
V	Voltage on Any Pin (Except V_{CC} , V_{PP}) with Respect to GND	2	-2.0	7.0	V	
I	Current into Any Non-Supply Pin	5		± 30	mA	
lout	Output Short Circuit Current	4		100	mA	

NOTES:

1. Operating temperature is for commercial product defined by this specification.

Minimum DC voltage is -10% on input/output pins. During transitions, this level may undershoot to -2.0V for periods 2. <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 10% which, during transitions, may overshoot to V_{CC} + 2.0V for periods <20 ns.

5. This specification also applies to pins marked "NC."

6. 5% V_{CC} specifications refer to the 28F016SA-070 in its High Speed Test configuration.

Maximum DC voltage on V_{PP} may overshoot to +14.0V for periods <20 ns. 3.

^{4.} Output shorted for no more than one second. No more than one output shorted at a time.

5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Notes	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = +25^{\circ}C$, f = 1.0 MHz
Соит	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = +25^{\circ}C$, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For V _{CC} = $3.3V \pm 10\%$
	Equivalent Testing Load Circuit			2.5	ns	50Ω Transmission Line Delay

For a 5.0V System:

Symbol	Parameter	Notes	Тур	Max	Units	Test Conditions
CIN	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = +25^{\circ}C$, f = 1.0 MHz
C _{OUT}	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = +25^{\circ}C$, f = 1.0 MHz
C_{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For V_{CC} = 5.0V \pm 10%
				30	pF	For V_{CC} = 5.0V \pm 5%
	Equivalent Testing Load Circuit for $V_{CC} \pm 10\%$			2.5	ns	25Ω Transmission Line Delay
	Equivalent Testing Load Circuit for $V_{CC} \pm 5\%$			2.5	ns	83Ω Transmission Line Delay

NOTE:

1. Sampled, not 100% tested.

SEE NEW DESIGN RECOMMENDATIONS

5.3 Timing Nomenclature


All 3.3V system timings are measured from where signals cross 1.5V.


For 5.0V systems use the standard JEDEC cross point definitions.


Each timing parameter consists of five characters. Some common examples are defined below:


- t_{CE} t_{ELQV} time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)
- $t_{\mathsf{OE}} \quad t_{\mathsf{GLQV}} \text{ time}(t) \text{ from OE} \# (\mathsf{G}) \text{ going low (L) to the outputs (Q) becoming valid (V)}$
- $t_{ACC} \quad t_{AVQV} \ time(t) \ from \ address \ (A) \ valid \ (V) \ to \ the \ outputs \ (Q) \ becoming \ valid \ (V)$
- $t_{AS} \qquad t_{AVWH}\,time(t) \text{ from address (A) valid (V) to WE# (W) going high (H)}$
- t_{DH} t_{WHDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
А	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE# (Chip Enable)	Х	Driven, but not necessarily valid
F	BYTE# (Byte Enable)	Z	High Impedance
G	OE# (Output Enable)		
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready Busy)		
V	Any Voltage Level		
Y	3/5# Pin		
5V	V _{CC} at 4.5V Minimum		
3V	V _{CC} at 3.0V Minimum		










NOTES:

- 1. Testing characteristics for 28F016SA-080/28F016SA-100.
- 2. Testing characteristics for 28F016SA-070/28F016SA-120/28F016SA-150.

SEE NEW DESIGN RECOMMENDATIONS

28F016SA

intel








Figure 10. Transient Equivalent Testing Load Circuit (V_{CC} = 3.3V ± 10%)




Figure 11. High Speed Transient Equivalent Testing Load Circuit ($V_{CC} = 5.0V \pm 5\%$)

SEE NEW DESIGN RECOMMENDATIONS



5.4 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE

 V_{CC} = 3.3V ±10%, T_A = 0°C to +70°C, -40°C to +85°C 3/5# = Pin Set High for 3.3V Operations

		Temp	Co	mm	Exte	nded		
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
IIL	Input Load Current	1		± 1		± 1	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
ILO	Output Leakage Current	1		± 10		± 10	μA	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
I _{CCS}	V _{CC} Standby Current	1,5,6	50	100	70	250	μA	$V_{CC} = V_{CC} Max$ $CE_0\#, CE_1\#, RP\#, = V_{CC} \pm$ $0.2V$ $BYTE\#, WP\#, 3/5\# = V_{CC} \pm$ $\pm 0.2V \text{ or GND } \pm 0.2V$
			1	4	1	10	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max} \\ CE_0 \mbox{\tiny H}, \mbox{ CE}_1 \mbox{\tiny H}, \mbox{ RP} \mbox{\tiny H} = V_{IH} \\ \mbox{\scriptsize BYTE} \mbox{\tiny H}, \mbox{ WP} \mbox{\tiny H}, \mbox{ 3/5} \mbox{\tiny H} = V_{IH} \\ \mbox{\scriptsize or } V_{IL} \end{array}$
ICCD	V _{CC} Deep Power- Down Current	1	1	5	3	35	μA	$\begin{aligned} RP\# &= GND \pm 0.2V \\ BYTE\# &= GND \pm 0.2V \text{ or} \\ V_{CC} \pm 0.2V \end{aligned}$
I _{CCR} 1	V _{CC} Read Current	1,4,5	30	35	30	40	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; Max \\ CMOS: CE_0 \#, CE_1 \# = \\ GND \pm 0.2V, \; BYTE \# = \\ GND \pm 0.2V \; or \; V_{CC} \pm \\ 0.2V, \; Inputs = GND \pm \\ 0.2V \; or \; V_{CC} \pm 0.2V \\ TTL: \; CE_0 \#, \; CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH}, \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 8 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $
I _{CCR} 2	V _{CC} Read Current	1,4,5	15	20	15	25	mA	$\begin{array}{l} V_{CC} = V_{CC} \; Max \\ CMOS: CE_0 \#, CE_1 \# = \\ GND \pm 0.2V, \; BYTE \# = \\ GND \pm 0.2V \; or \; V_{CC} \pm \\ 0.2V, \; Inputs = GND \pm \\ 0.2V \; or \; V_{CC} \pm \; 0.2V \\ TTL: \; CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH}, \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 4 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$
Iccw	V _{CC} Program Current for Word or Byte	1	8	12	8	12	mA	Program in Progress
I _{CCE}	V _{CC} Block Erase Current	1	6	12	6	12	mA	Block Erase in Progress
I _{CCES}	V _{CC} Erase Suspend Current	1,2	3	6	3	6	mA	CE_0 #, CE_1 # = V_{IH} Block Erase Suspended

SEE NEW DESIGN RECOMMENDATIONS

5.4 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE (Continued)

 V_{CC} = 3.3V ±10%, T_A = 0°C to +70°C, -40°C to +85°C 3/5# = Pin Set High for 3.3V Operations

		Temp	Co	mm	Extended			
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
I _{PPS}	V _{PP} Standby/	1	± 1	± 10	± 1	± 10	μA	$V_{\text{PP}} \leq V_{\text{CC}}$
I _{PPR}	Read Current		65	200	65	200	μA	$V_{PP} > V_{CC}$
I _{PPD}	V _{PP} Deep Power- Down Current	1	0.2	5	0.2	5	μA	RP# = GND ± 0.2V



INTA

 V_{CC} = 3.3V ± 10%, T_A = 0°C to +70°C, –40°C to +85°C 3/5# = Pin Set High for 3.3V Operations

		Temp	Com	m/Exte	nded		
Sym	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPW}	V _{PP} Program Current for Word or Byte	1		10	15	mA	V _{PP} = V _{PPH} Program in Progress
I _{PPE}	V _{PP} Block Erase Current	1		4	10	mA	V _{PP} = V _{PPH} Block Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1		65	200	μA	V _{PP} = V _{PPH} Block Erase Suspended
VIL	Input Low Voltage		-0.3		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} + 0.3	V	
V _{OL}	Output Low Voltage				0.4	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 4 mA$
V _{OH1}	Output High Voltage		2.4			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.0 mA$
V _{OH2}			V _{CC} -0.2			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \ \mu A$
VPPL	V _{PP} during Normal Operations	3	0.0		6.5	V	
Vpph	V _{PP} during Program/ Erase Operations	3	11.4	12.0	12.6	V	
Vlko	V _{CC} Program/Erase Lock Voltage		2.0			V	

NOTES:

All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 3.3V, V_{PP} = 12.0V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I_{CCES} is specified with the device deselected. If the device is read while in erasesuspend mode, current draw is the sum of I_{CCES} and I_{CCR}.

3. Block erases, word/byte programs and lock block operations are inhibited when $V_{PP} = V_{PPL}$ and not guaranteed in the range between V_{PPH} and V_{PPL} .

4. Automatic Power Savings (APS) reduces I_{CCR} to less than 1 mA in static operation.

5. CMOS Inputs are either V_{CC} \pm 0.2V or GND \pm 0.2V. TTL Inputs are either V_{IL} or V_{IH}.

 Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

SEE NEW DESIGN RECOMMENDATIONS

5.5 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE

 V_{CC} = 5.0V \pm 10%, 5.0V \pm 5%, T_A = 0°C to +70°C, -40°C to +85°C 3/5# Pin Set Low for 5V Operations

		Temp	Co	mm	Exte	nded			
Sym	Parameter	Notes	Тур	Max	Тур	Мах	Units	Test Conditions	
IIL	Input Load Current	1		± 1		± 1	μA	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND	
I _{LO}	Output Leakage Current	1		± 10		± 10	μA	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND	
Iccs	V _{CC} Standby Current	1,5,6	50	100	70	250	μA	V _{CC} = V _{CC} Max CE ₀ #, CE ₁ #, RP# = V _{CC} ± 0.2V BYTE#, WP#, 3/5# = V _{CC} ± 0.2V or GND ± 0.2V	
			2	4	2	10	mA	V _{CC} = V _{CC} Max CE ₀ #, CE ₁ #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}	
ICCD	V _{CC} Deep Power- Down Current	1	1	5	10	60	μA	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	
I _{CCR} 1	V _{CC} Read Current	1,4,5	50	60	55	70	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max \\ CMOS: CE_0 \#, CE_1 \# = \\ GND \pm \\ 0.2V, \; BYTE \# = GND \pm \\ 0.2V \; or \; V_{CC} \pm 0.2V, \\ Inputs = GND \pm 0.2V \; or \\ V_{CC} \pm 0.2V \\ TTL: \; CE_0 \#, CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH}, \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 10 \; MHz, \; I_{OUT} = 0 \; mA \end{array}$	
I _{CCR} 2	V _{CC} Read Current	1,4,5	30	35	30	35	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; Max \\ CMOS: CE_0 \#, CE_1 \# = \\ GND \pm 0.2V, \; BYTE \# = \\ GND \pm 0.2V, \; Inputs = GND \pm \\ 0.2V, \; Inputs = GND \pm \\ 0.2V \; or \; V_{CC} \pm 0.2V \\ TTL: \; CE_0 \#, \; CE_1 \# = V_{IL}, \\ BYTE \# = V_{IL} \; or \; V_{IH}, \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 5 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $	
I _{CCW}	V _{CC} Program Current for Word or Byte	1	25	35	25	35	mA	Program in Progress	
I _{CCE}	V _{CC} Block Erase Current	1	18	25	18	25	mA	Block Erase in Progress	
ICCES	V _{CC} Erase Suspend Current	1,2	5	10	5	10	mA	CE_0 #, CE_1 # = V_{IH} Block Erase Suspended	

SEE NEW DESIGN RECOMMENDATIONS



5.5 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE (Continued)

 V_{CC} = 5.0V ± 10%, 5.0V ± 5%, T_A = 0°C to +70°C, –40°C to +85°C 3/5# Pin Set Low for 5V Operations

		Temp	Comm		Extended			
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
I _{PPS}	V _{PP} Standby/Read	1	± 1	± 10	± 1	± 10	μA	$V_{PP} \leq V_{CC}$
I _{PPR}	Current		65	200	65	200	μA	$V_{PP} > V_{CC}$
I _{PPD}	V _{PP} Deep Power- Down Current	1	0.2	5	0.2	5	μA	RP# = GND ± 0.2V

SEE NEW DESIGN RECOMMENDATIONS

5.5 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE (Continued)

 V_{CC} = 5.0V \pm 10%, 5.0V \pm 5%, T_A = 0°C to +70°C, -40°C to +85°C 3/5# Pin Set Low for 5V Operations

		Temp	Com	Comm/Extended			
Sym	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPW}	V _{PP} Program Current for Word or Byte	1		7	12	mA	V _{PP} = V _{PPH} Program in Progress
I _{PPE}	V _{PP} Block Erase Current	1		5	10	mA	V _{PP} = V _{PPH} Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1		65	200	μA	V _{PP} = V _{PPH} Block Erase Suspended
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		V _{CC} +0.5	V	
V _{OL}	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min I _{OL} = 5.8 mA
V _{OH1}	Output High Voltage		0.85 V _{CC}			V	$V_{CC} = V_{CC}$ Min I _{OH} = -2.5 mA
V _{OH2}			V _{CC} -0.4			V	$V_{CC} = V_{CC}$ Min $I_{OH} = -100 \ \mu A$
V_{PPL}	V _{PP} during Normal Operations	3	0.0		6.5	V	
Vpph	V _{PP} during Program/ Erase Operations		11.4	12.0	12.6	V	
Vlko	V _{CC} Program/Erase Lock Voltage		2.0			V	

NOTES:

- All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 5.0V, V_{PP} = 12.0V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. I_{CCES} is specified with the device deselected. If the device is read while in erasesuspend mode, current draw is the sum of I_{CCES} and I_{CCR}.

3. Block erases, word/byte programs and lock block operations are inhibited when $V_{PP} = V_{PPL}$ and not guaranteed in the range between V_{PPH} and V_{PPL} .

- 4. Automatic Power Saving (APS) reduces I_{CCR} to less than 2 mA in static operation.
- 5. CMOS Inputs are either V_{CC} \pm 0.2V or GND \pm 0.2V. TTL Inputs are either V_{IL} or V_{IH}.
- Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

5.6 AC Characteristics–Read Only Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

		Temp		Comn	nercial		Extended		
		Speed	-1	20	-150		-150		
Sym	Parameter	V _{CC} 3.3V ± 10%							Units
		Load							
		Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time		120		150		150		ns
tAVQV	Address to Output Delay			120		150		150	ns
tELQV	CE# to Output Delay	2		120		150		150	ns
t _{PHQV}	RP# High to Output Delay			620		750		750	ns
t _{GLQV}	OE# to Output Delay	2		45		50		50	ns
t _{ELQX}	CE# to Output in Low Z	3	0		0		0		ns
t _{EHQZ}	CE# to Output in High Z	3		30		35		35	ns
t _{GLQX}	OE# to Output in Low Z	3	0		0		0		ns
t _{GHQZ}	OE# to Output in High Z	3		15		20		20	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		0		ns
t _{FLQV} t _{FHQV}	BYTE# to Output Delay	3		120		150		150	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3		30		40		40	ns
t _{ELFL} t _{ELFH}	CE# Low to BYTE# High or Low	3		5		5		5	ns

For Extended Status Register Reads

		Temp	Commercial		Extended		
	Speed		-120		-150		
Symbol	Parameter	Vcc		Units			
		Load					
		Notes	Min	Max	Min	Max	
tAVEL	Address Setup to CE# Going Low	3,4	0		0		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns

32

SEE NEW DESIGN RECOMMENDATIONS

INtel®

5.6 AC Characteristics–Read Only Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 $V_{CC} = 5.0V \pm 10\%$, 5.0V $\pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$. $-40^{\circ}C$ to $+85^{\circ}C$

		Temp Commercial						Comm/Ext	
		Speed	.1	70	-80		-100		
Sym	Parameter	V _{cc}	5.0V ± 5%V 30 pF		5.0V ± 10%V 50 pF		5.0V ± 10%V 50%		Units
		Load							
		Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time		70		80		100		ns
t _{AVQV}	Address to Output Delay			70		80		100	ns
t _{ELQV}	CE# to Output Delay	2		70		80		100	ns
t _{PHQV}	RP# to Output Delay			400		480		550	ns
t _{GLQV}	OE# to Output Delay	2		30		35		40	ns
t _{ELQX}	CE# to Output in Low Z	3	0		0		0		ns
t _{EHQZ}	CE# to Output in High Z	3		25		30		30	ns
t _{GLQX}	OE# to Output in Low Z	3	0		0		0		ns
t _{GHQZ}	OE# to Output in High Z	3		15		15		15	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		0		ns
t _{FLQV} t _{FHQV}	BYTE# to Output Delay	3		70		80		100	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3		25		30		30	ns
t _{ELFL} t _{ELFH}	CE# Low to BYTE# High or Low	3		5		5		5	ns

SEE NEW DESIGN RECOMMENDATIONS

int_{el}.

For Extended Status Register Reads

		Temp	Comm	nercial	Comm	nercial	Comm/Ext			
		Load	30	pF	50	pF	50 pF			
Versions(5)		V _{CC} ± 5%	28F016SA-070(6)						Units	
		Vcc ± 10%			28F016SA-080 ⁽⁷⁾ 28F016SA-100 ⁽⁷⁾		28F016SA-100(7)			
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max		
t _{AVEL}	Address Setup to CE# Going Low	3,4	0		0		0		ns	
t _{AVGL}	Address Setup to OE# Going Low	3,4	0		0		0		ns	

NOTES:

- 1. See AC Input/Output Reference Waveforms for timing measurements, Figures 7 and 8.
- 2. OE# may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of CE# without impact on t_{ELQV} .
- 3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.

- 5. Device speeds are defined as:
 - 70/80 ns at V_{CC} = 5.0V equivalent to
 - 120 ns at $V_{CC} = 3.3V$
 - 100 ns at $V_{CC} = 5.0V$ equivalent to 150 ns at $V_{CC} = 3.3V$
- 6. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for High Speed Test Configuration.
- 7. See Standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.

SEE NEW DESIGN RECOMMENDATIONS




Figure 12. Read Timing Waveforms





Figure 13. BYTE# Timing Waveforms

SEE NEW DESIGN RECOMMENDATIONS



5.7 Power-Up and Reset Timings: COMMERCIAL/EXTENDED TEMPERATURE

Figure 14. V_{CC} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Notes	Min	Max	Unit
t _{PLYL} t _{PLYH}	RP# Low to 3/5# Low (High)		0		μs
t _{YLPH} t _{YHPH}	3/5# Low (High) to RP# High	1	2		μs
t _{PL5V} t _{PL3V}	RP# Low to V_{CC} at 4.5V minimum (to V_{CC} at 3.0V min or 3.6V max)	2	0		μs
t _{PHEL3}	RP# High to CE# Low (3.3V V _{CC})	1	500		ns
t _{PHEL5}	RP# High to CE# Low (5V V _{CC})	1	330		ns
t _{AVQV}	Address Valid to Data Valid for $V_{CC} = 5V \pm 10\%$	3		80	ns
t _{PHQV}	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	3		480	ns

NOTES:

CE_0#, CE_1# and OE# are switched low after Power-Up.

1. The t_{YLPH}/t_{YHPH} and t_{PHEL3}/t_{PHEL5} times must be strictly followed to guarantee all other read and program specifications.

2. The power supply may start to switch concurrently with RP# going low.

3. The address access time and RP# high to data valid time are shown for 5V V_{CC} operation of the 28F016SA-080. Refer to the AC Characteristics Read Only Operations for 3.3V V_{CC} and all other speed options.

SEE NEW DESIGN RECOMMENDATIONS



5.8 AC Characteristics for WE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾

		Temp	Co	ommero	cial	Com	m/Exte	nded	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Мах	Units
t _{AVAV}	Write Cycle Time		120			150			ns
tvpwн	VPP Setup to WE# Going High	3	100			100			ns
tPHEL	RP# Setup to CE# Going Low		480			480			ns
telwl	CE# Setup to WE# Going Low		10			10			ns
t _{AVWH}	Address Setup to WE# Going High	2,6	75			75			ns
t _{DVWH}	Data Setup to WE# Going High	2,6	75			75			ns
t _{WLWH}	WE# Pulse Width		75			75			ns
t _{WHDX}	Data Hold from WE# High	2	10			10			ns
t _{WHAX}	Address Hold from WE# High	2	10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			ns
t _{WHWL}	WE# Pulse Width High		45			75			ns
tghwl	Read Recovery before Write		0			0			ns
t _{WHRL}	WE# High to RY/BY# Going Low				100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
tPHWL	RP# High Recovery to WE# Going Low		1			1			μs
twhgl	Write Recovery before Read		95			120			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t _{WHQV1}	Duration of Word/Byte Program Operation	4,5	5	9	Note 7	5	9	Note 7	μs
t _{WHQV2}	Duration of Block Erase Operation	4	0.3		10	0.3		10	sec

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

SEE NEW DESIGN RECOMMENDATIONS

5.8 AC Characteristics for WE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾ (Continued)

 V_{CC} = 5.0V ±10%, 5.0V ± 5%, T_A = 0°C to +70°C, -40°C to +85°C

		Temp	Co	ommer	cial	Co	mmer	cial	C	omm/E	xt	
	Versions	Vcc ± 5%	28F	016SA	-070							Unit
		Vcc ± 10%				28F	016SA	-080	28F	016SA	-100	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{AVAV}	Write Cycle Time		70			80			100			ns
t _{VPWH}	V _{PP} Setup to WE# Going High	3	100			100			100			ns
t _{PHEL}	RP# Setup to CE# Going Low		480			480			480			ns
t _{ELWL}	CE# Setup to WE# Going Low		0			0			0			ns
t _{AVWH}	Address Setup to WE# Going High	2,6	50			50			50			ns
t _{DVWH}	Data Setup to WE# Going High	2,6	50			50			50			ns
t _{WLWH}	WE# Pulse Width		40			50			50			ns
t _{WHDX}	Data Hold from WE# High	2	0			0			0			ns
t _{WHAX}	Address Hold from WE# High	2	10			10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			10			ns
t _{WHWL}	WE# Pulse Width High		30			30			50			ns
t _{GHWL}	Read Recovery before Write		0			0			0			ns

SEE NEW DESIGN RECOMMENDATIONS



5.8 AC Characteristics for WE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾ (Continued)

 V_{CC} = 5.0V ±10%, 5.0V ± 5%, T_A = 0°C to +70°C, -40°C to +85°C


		Temp	Co	mmero	ial	Co	mmer	cial	C	omm/E	xt	
	Versions	V _{CC} ± 5%	28F	016SA	-070							Unit
		V _{CC} ± 10%				28F	016SA	-080	28F	016SA	-100	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{WHRL}	WE# High to RY/BY# Going Low				100			100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
t _{PHWL}	RP# High Recovery to WE# Going Low		1			1			1			μs
t _{WHGL}	Write Recovery before Read		60			65			80			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t _{WHQV} 1	Duration of Word/Byte Program Operation	4,5	4.5	6	Note 7	4.5	6	Note 7	4.5	6	Note 7	μs
t _{WHQV} 2	Duration of Block Erase Operation	4	0.3		10	0.3		10	0.3		10	sec


SEE NEW DESIGN RECOMMENDATIONS

NOTES:

CE# is defined as the latter of CE₀# or CE₁# going low or the first of CE₀# or CE₁# going high.

- 1. Read timings during data program and block erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Data program/block erase durations are measured to valid Status Register data.
- 5. Word/byte program operations are typically performed with 1 programming pulse.
- 6. Address and data are latched on the rising edge of WE# for all command write operations.
- 7. This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.





SEE NEW DESIGN RECOMMENDATIONS



5.9 AC Characteristics for CE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾

		Temp	Co	ommerc	ial	С	omm/E	xt	
Sym	Parameter	Speed		-120			-150		Unit
		Notes	Min	Тур	Max	Min	Тур	Мах	
tavav	Write Cycle Time		120			150			ns
t _{VPEH}	VPP Setup to CE# Going High	3	100			100			ns
tPHWL	RP# Setup to WE# Going Low		480			480			ns
twlel	WE# Setup to CE# Going Low		0			0			ns
t _{AVEH}	Address Setup to CE# Going High	2,6	75			75			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	75			75			ns
t _{ELEH}	CE# Pulse Width		75			75			ns
t _{EHDX}	Data Hold from CE# High	2	10			10			ns
t _{EHAX}	Address Hold from CE# High	2	10			10			ns
t _{EHWH}	WE Hold from CE# High		10			10			ns
t _{EHEL}	CE# Pulse Width High		45			75			ns
t _{GHEL}	Read Recovery before Write		0			0			ns
tehrl	CE# High to RY/BY# Going Low				100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t PHEL	RP# High Recovery to CE# Going Low		1			1			μs
tehgl	Write Recovery before Read		95			120			ns
tqvvl	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t _{EHQV1}	Duration of Word/Byte Program Operation	4,5	5	9	Note 7	5	9	Note 7	μs
t _{EHQV2}	Duration of Block Erase Operation	4	0.3		10	0.3		10	sec

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

SEE NEW DESIGN RECOMMENDATIONS

5.9 AC Characteristics for CE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾ (Continued)

 $V_{CC}\,$ = 5.0 to 10% , 5.0 \pm 5%, T_{A} = 0°C to +70°C, –40°C to +85°C

		Temp	Co	mmero	cial	Co	mmer	cial	C	omm/E	xt	
	Versions	V _{CC} ± 5%	28F	016SA	-070							Unit
		V _{CC} ± 10%				28F	016SA	-080	28F	016SA	-100	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
tavav	Write Cycle Time		70			80			100			ns
t∨PEH	V _{PP} Setup to CE# Going High	3	100			100			100			ns
tphwl	RP# Setup to WE# Going Low	3	480			480			480			ns
twLEL	WE# Setup to CE# Going Low		0			0			0			ns
t _{AVEH}	Address Setup to CE# Going High	2,6	50			50			50			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	50			50			50			ns
t _{ELEH}	CE# Pulse Width		40			50			50			ns
t _{EHDX}	Data Hold from CE# High	2	0			0			0			ns
t _{EHAX}	Address Hold from CE# High	2	10			10			10			ns
t _{EHWH}	WE# Hold from CE# High		10			10			10			ns
t _{EHEL}	CE# Pulse Width High		30			30			50			ns
tghel	Read Recovery before Write		0			0			0			ns
tehrl	CE# High to RY/BY# Going Low				100			100			100	ns

SEE NEW DESIGN RECOMMENDATIONS



5.9 AC Characteristics for CE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

		Temp	Co	mmer	cial	Co	mmer	cial	C	omm/E	xt	
	Versions	Vcc ± 5%	28F	016SA	-070							Unit
		V _{CC} ± 10%				28F	016SA	-080	28F	016SA	-100	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
t _{PHEL}	RP# High Recovery to CE# Going Low		1			1			1			μs
t _{EHGL}	Write Recovery before Read		60			65			80			μs
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t _{EHQV1}	Duration of Word/Byte Program Operation	4,5	4.5	6	Note 7	4.5	6	Note 7	4.5	6	Note 7	μs
t _{EHQV2}	Duration of Block Erase Operation	4	0.3		10	0.3		10	0.3		10	sec

NOTES:

CE# is defined as the latter of CE_0# or CE_1# going low or the first of CE_0# or CE_1# going high.

1. Read timings during data program and block erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Data program/block erase durations are measured to valid Status Register data.

5. Word/byte program operations are typically performed with 1 programming pulse.

6. Address and data are latched on the rising edge of CE# for all command write operations.

7. This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.

SEE NEW DESIGN RECOMMENDATIONS




Figure 16. Alternate AC Waveforms for Command Write Operations

SEE NEW DESIGN RECOMMENDATIONS

5.10 AC Characteristics for Page Buffer Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾

		Temp	Co	mmerc	ial	С	omm/E	xt	
Sym	Parameter	Speed		-120			-150		Unit
		Notes	Min	Тур	Max	Min	Тур	Max	
tavav	Write Cycle Time		120			150			ns
tELWL	CE# Setup to WE# Going Low		10			10			ns
t _{AVWL}	Address Setup to WE# Going Low	3	0			0			ns
tovwh	Data Setup to WE# Going High	2	75			75			ns
twLwH	WE# Pulse Width		75			75			ns
t _{WHDX}	Data Hold from WE# High	2	10			10			ns
t _{WHAX}	Address Hold from WE# High	2	10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			ns
t _{WHWL}	WE# Pulse Width High		45			75			ns
t _{GHWL}	Read Recovery before Write		0			0			ns
t _{WHGL}	Write Recovery before Read		95			120			ns

intal

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

SEE NEW DESIGN RECOMMENDATIONS

5.10 AC Characteristics for Page Buffer Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾ (Continued)

 $V_{CC} = 5.0V \pm 10\%$, 5.0V $\pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

		Temp	Co	mmer	cial	Co	mmer	cial	C	omm/E	xt	
Sym	Parameter	Speed		-70			-80			-100		Unit
		Vcc	5.	.0V ± 5	%	5.	0V ± 10)%	5.0V ± 10%			
		Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{AVAV}	Write Cycle Time		70			80			100			ns
t _{ELWL}	CE# Setup to WE# Going Low		0			0			0			ns
t _{AVWL}	Address Setup to WE# Going Low	3	0			0			0			ns
t _{DVWH}	Data Setup to WE# Going High	2	50			50			50			ns
t _{WLWH}	WE# Pulse Width		40			50			50			ns
t _{WHDX}	Data Hold from WE# High	2	0			0			0			ns
t _{WHAX}	Address Hold from WE# High	2	10			10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			10			ns
t _{WHWL}	WE# Pulse Width High		30			30			50			ns
t _{GHWL}	Read Recovery before Write		0			0			0			ns
twhgl	Write Recovery before Read		60			65			80			ns

NOTES:

CE# is defined as the latter of CE₀# or CE₁# going low or the first of CE₀# or CE₁# going high.

1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire WE# low pulse or the entire CE# low pulse for CE#-controlled writes.

SEE NEW DESIGN RECOMMENDATIONS




Figure 17. Page Buffer Write Timing Waveforms (Loading Data to the Page Buffer)

SEE NEW DESIGN RECOMMENDATIONS

5.11 Erase and Word/Byte Write Performance, Cycling Performance and Suspend Latency⁽³⁾

Sym	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2,4		3.26	Note 6	μs	
	Page Buffer Word Write Time	2,4		6.53	Note 6	μs	
t _{WHRH} 1	Word/Byte Program Time	2		9	Note 6	μs	
t _{WHRH} 2	Block Program Time	2		0.6	2.1	sec	Byte Prog. Mode
t _{WHRH} 3	Block Program Time	2		0.3	1.0	sec	Word Prog. Mode
	Block Erase Time	2		0.8	10	sec	
	Full Chip Erase Time	2		25.6		sec	
	Erase Suspend Latency Time to Read			7.0		μs	
	Auto Erase Suspend Latency Time to Write			10.0		μs	
	Erase Cycles	5	100,000	1,000,000		Cycles	

 V_{CC} = 3.3V ± **10%**, V_{PP} = 12.0V ± 0.6V, T_A = 0°C to +70°C

 $V_{CC} = 5.0V \pm 10\%$, $V_{PP} = 12.0V \pm 0.6V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$

Sym	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2,4		2.76	Note 6	μs	
	Page Buffer Word Write Time	2,4		5.51	Note 6	μs	
t _{WHRH} 1	Word/Byte Program Time	2		6	Note 6	μs	
t _{WHRH} 2	Block Program Time	2		0.4	2.1	sec	Byte Prog. Mode
t _{WHRH} 3	Block Program Time	2		0.2	1.0	sec	Word Prog. Mode
	Block Erase Time	2		0.6	10	sec	
	Full Chip Erase Time	2		19.2		sec	
	Erase Suspend Latency Time to Read			5.0		μs	
	Auto Erase Suspend Latency Time to Write			8.0		μs	
	Erase Cycles	5	100,000	1,000,000		Cycles	

NOTES:

1. +25°C, V_{CC} = 3.3V or 5.0V nominal, V_{PP} = 12.0V nominal, 10K cycles.

2. Excludes system-level overhead.

3. These performance numbers are valid for all speed versions.

4. This assumes using the full Page Buffer to data program to the flash memory (256 bytes or 128 words).

5. Typical 1,000,000 cycle performance assumes the application uses block retirement techniques.


6. This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel Sales office for more information.

SEE NEW DESIGN RECOMMENDATIONS

28F016SA

intel

6.0 **DERATING CURVES**







Figure 18. I_{CC} vs. Frequency ($V_{CC} = 5.5V$) for x8 or x16 Operation

Figure 20. I_{CC} vs. Frequency (V_{CC} = 3.6V) for x8 or x16 Operation






Figure 22. Access Time (t_{ACC}) vs. Output Loading




Figure 23. IPP during Word Write Operation







28F016SA

intel

7.0 MECHANICAL SPECIFICATIONS FOR TSOP




Figure 25. Mechanical Specifications of the 28F016SA 56-Lead TSOP Type 1 Package

	Family: Thin Small Outline Package				
Symbol	Millimeters				
	Minimum	Nominal	Maximum	Notes	
А			1.20		
A ₁	0.05				
A ₂	0.965	0.995	1.025		
b	0.100	0.150	0.200		
С	0.115	0.125	0.135		
D ₁	18.20	18.40	18.60		
E	13.80	14.00	14.20		
е		0.50			
D	19.80	20.00	20.20		
L	0.500	0.600	0.700		
Ν		56			
Ø	0°	3°	5°		
Y			0.100		
Z	0.150	0.250	0.350		

SEE NEW DESIGN RECOMMENDATIONS

8.0 MECHANICAL SPECIFICATIONS FOR SSOP





Figure 26. Mechanical Specifications of the 56-Lead SSOP Package

	Family: Shrink Small Outline Package				
Symbol	Millimeters				
	Minimum	Nominal	Maximum	Notes	
А		1.80	1.90		
A1	0.47	0.52	0.57		
A2	1.18	1.28	1.38		
В	0.25	0.30	0.40		
С	0.13	0.15	0.20		
D	23.40	23.70	24.00		
E	13.10	13.30	13.50		
e ₁		0.80			
He	15.70	16.00	16.30		
Ν		56			
L ₁	0.45	0.50	0.55		
Y			0.10		
а	2°	3°	4°		
b	3°	3°	5°		
R1	0.15	0.20	0.25		
R2	0.15	0.20	0.25		

SEE NEW DESIGN RECOMMENDATIONS



9.0 DEVICE NOMENCLATURE AND ORDERING INFORMATION

		Valid Combinations		
Option	Order Code	V _{CC} = 3.3V ± 10%, 50 pF Load	V _{CC} = 5.0V ± 10%, 100 pF Load	V _{CC} = 5.0V ± 5%, 30 pF Load
1	E28F016SA-070	E28F016SA-120	E28F016SA-080	E28F016SA-070
2	E28F016SA-100	E28F016SA-150	E28F016SA-100	
3	DA28F016SA-070	DA28F016SA-120	DA28F016SA-080	DA28F016SA-070
4	DA28F016SA-100	DA28F016SA-150	DA28F016SA-100	
5	DT28F016SA-100	DT28F016SA-150	DT28F016SA-150	DT28F016SA-150

SEE NEW DESIGN RECOMMENDATIONS

10.0 ADDITIONAL INFORMATION

Order Number	Document/Tool	
297372	16-Mbit Flash Product Family User's Manual	
290608	Word-Wide FlashFile™ Memory Family 28F160S3, 28F320S3 datasheet	
290609	Word-Wide FlashFile™ Memory Family 28F160S5, 28F320S5 datasheet	
290598	Byte-Wide Smart 3 FlashFile™ Memory Family datasheet	
290597	Byte-Wide Smart 5 FlashFile™ Memory Family datasheet	
290429	28F008SA 8-Mbit FlashFile™ Memory Datasheet	
292126	AP-377 16-Mbit Flash Product Family Software Drivers 28F016SA, 28F016SV, 28F016XS, 28F016XD	
292144	AP-393 28F016SV Compatibility with 28F016SA	
292159	AP-607 Multi-Site Layout Planning with Intel's Flash File™ Components	
297408	28F016SA/DD28F032SA Specification Update	
297534	Small and Low-Cost Power Supply solution for Intel's Flash Memory Products (Technical Paper)	
297508	FLASHBuilder Design Resource Tool	

NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.

SEE NEW DESIGN RECOMMENDATIONS