PRELIMINARY PRODUCT SPECIFICATIONS



Integrated Circuits Group

LH28F640BFHE-PTTL60

Flash Memory 64M (4M × 16)

(Model No.: LHF64FB2)

Spec No.: FM021009A Issue Date: August 27, 2002

	SPEC No. F M 0 2 1 0 0 9 A ISSUE: Aug. 27, 2002
То;	
	PRELIMINARY
SPE	CIFICATIONS
Product Type	64Mbit Flash Memory
L H 2 8	8 F 6 4 0 B F H E — P T T L 6 0
Model No.	(LHF64FB2)
This device specificat	ion is subject to change without notice.
* This specifications of	contains <u>32</u> pages including the cover and appendix.
* Refer to LH28F640	BF Series Appendix (FUM00701).
CUSTOMERS ACCEPTANC	JE
DATE:	
BY:	PRESENTED
	BY Alander
	N. HONDO
	Dept. General Manager
	REVIEWED BY: PREPARED BY:
	H. Jakata & Usunno
	Breduct Development Devt L
	Product Development Dept. I Flash Memory Division
	Integrated Circuits Group SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

LHF64FB2

CONTENTS

PAGE


PAGE

11101
48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition 13
Status Register Definition 14

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 28
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and
OTP Program Performance 29

Rev. 2.42

LHF64FB2



The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.6V$ and $V_{PP}=1.65V-3.6V$ or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.




Figure 1. 48-Lead TSOP (Normal Bend) Pinout

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A ₀ -A ₂₁
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command U: Interface) write cycles, outputs data during memory array, status register, query co- identifier code and partition configuration register code reads. Data pins float to hig impedance (High Z) when the chip or outputs are deselected. Data is internally latch during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and ser amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption standby levels.
RST#	INPUT	RESET: When low (V_{IL}) , RST# resets internal automation and inhibits write operation which provides data protection. RST#-high (V_{IH}) enables normal operation. Af power-up or reset mode, the device is automatically set to read array mode. RST# m be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data a latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V _{IL} , locked-down blocks cannot be unlocked. Era or program operation can be executed to the blocks which are not locked and not locked down. When WP# is V _{IH} , lock-down is disabled.
V _{PP}	INPUT	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to flash memory are inhibited. Device operations at invalid V_{CC} voltage (see I Characteristics) produce spurious results and should not be attempted.
V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/outpins.
GND	SUPPLY	GROUND: Do not float any ground pins.

		Table 2. S	Simultan	eous Ope	eration Mo	des Allow	ed with Fo	our Plane	$s^{(1,2)}$		
		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	X	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х
Read Query	Х	X	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	X	Х	Х							Х
OTP Program			Х								
Block Erase	Х	X	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	X	Х	Х							Х
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Table 2	Simultaneous O	paration Modes Allow	wed with Four Planes ^{$(1, 2)$}
Table 2.	Simultaneous O	peration modes Allov	ved with Four Planes

NOTES:

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions: Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

LHF64FB2

	BLOCK NUMBE	R ADDRESS RANGE			
	134 4K-WORD 133 4K-WORD	3FF000H - 3FFFFFH 3FE000H - 3FEFFFH			
	132 4K-WORD	3FD000H - 3FDFFFH			
	131 4K-WORD	3FC000H - 3FCFFFH			
	130 4K-WORD	3FB000H - 3FBFFFH			
-	129 4K-WORD	3FA000H - 3FAFFFH		BLOCK NUMBER	ADDRESS
	128 4K-WORD 127 4K-WORD	3F9000H - 3F9FFFH		63 32K-WORD	1F8000H - 1FF
	127 4K-WORD 126 32K-WORD	3F8000H - 3F8FFFH 3F0000H - 3F7FFFH		62 32K-WORD	1F0000H - 1F7
	125 32K-WORD	3E8000H - 3EFFFFH		61 32K-WORD	1E8000H - 1EI
<u>_</u>	124 32K-WORD	3E0000H - 3E7FFFH		60 32K-WORD	1E0000H - 1E
PLANE)	123 32K-WORD	3D8000H - 3DFFFFH		59 32K-WORD	1D8000H - 1D
	122 32K-WORD 121 32K-WORD	3D0000H - 3D7FFFH 3C8000H - 3CFFFFH		58 32K-WORD 57 32K-WORD	1D0000H - 1D 1C8000H - 1C
E F	121 32K-WORD 120 32K-WORD	3C0000H - 3C7FFFH		57 32K-WORD 56 32K-WORD	1C0000H - 1C
1 H	119 32K-WORD	3B8000H - 3BFFFFH		55 32K-WORD	1B8000H - 1B
(PARAMETER	118 32K-WORD	3B0000H - 3B7FFFH	Ë	54 32K-WORD	1B0000H - 1B
Η̈́	117 32K-WORD	3A8000H - 3AFFFFH	A.	53 32K-WORD	1A8000H - 1A
131	116 32K-WORD	3A0000H - 3A7FFFH	L.	52 32K-WORD	1A0000H - 1A
2	115 32K-WORD 114 32K-WORD	398000H - 39FFFFH 390000H - 397FFFH	1 F	51 32K-WORD 50 32K-WORD	198000H - 19H 190000H - 197
E E	114 32K-WORD 113 32K-WORD	388000H - 38FFFFH	₹	49 32K-WORD	188000H - 18H
	113 32K-WORD 112 32K-WORD	380000H - 387FFFH	(UNIFORM PLANE	49 32K-WORD 48 32K-WORD	180000H - 187
ANE3	111 32K-WORD	378000H - 37FFFFH	Η	47 32K-WORD	178000H - 17F
١ <u>٢</u>	110 32K-WORD	370000H - 377FFFH	Z	46 32K-WORD	170000H - 177
A	109 32K-WORD	368000H - 36FFFFH	E	45 32K-WORD	168000H - 16F
PL.	108 32K-WORD	360000H - 367FFFH	ANE1	44 32K-WORD	160000H - 167
17	107 32K-WORD	358000H - 35FFFFH 350000H - 357FFFH	Ë	43 32K-WORD 42 32K-WORD	158000H - 15H
	106 32K-WORD 105 32K-WORD	348000H - 34FFFFH	A	42 32K-WORD 41 32K-WORD	150000H - 157 148000H - 14H
	104 32K-WORD	340000H - 347FFFH	PL	40 32K-WORD	140000H - 147
	103 32K-WORD	338000H - 33FFFFH		39 32K-WORD	138000H - 13F
	102 32K-WORD	330000H - 337FFFH		38 32K-WORD	130000H - 137
	101 32K-WORD	328000H - 32FFFFH		37 32K-WORD	128000H - 12H
	100 32K-WORD 99 32K-WORD	320000H - 327FFFH 318000H - 31FFFFH		36 32K-WORD 35 32K-WORD	120000H - 127 118000H - 11H
	99 32K-WORD 98 32K-WORD	310000H - 317FFFH		34 32K-WORD	110000H - 117
	97 32K-WORD	308000H - 30FFFFH		33 32K-WORD	108000H - 10F
	96 32K-WORD	300000H - 307FFFH		32 32K-WORD	100000H - 107
	95 32K-WORD	2F8000H - 2FFFFFH		31 32K-WORD	0F8000H - 0F
	94 32K-WORD	2F0000H - 2F7FFFH		30 32K-WORD	0F0000H - 0F
	93 32K-WORD	2E8000H - 2EFFFFH		29 32K-WORD	0E8000H - 0E
	92 32K-WORD	2E0000H - 2E7FFFH		28 32K-WORD	0E0000H - 0E
	91 32K-WORD 90 32K-WORD	2D8000H - 2DFFFFH 2D0000H - 2D7FFFH		27 32K-WORD 26 32K-WORD	0D8000H - 0E 0D0000H - 0E
	89 32K-WORD	2C8000H - 2CFFFFH		25 32K-WORD	0C8000H - 0C
	88 32K-WORD	2C0000H - 2C7FFFH		24 32K-WORD	0C0000H - 0C
	87 32K-WORD	2B8000H - 2BFFFFH		23 32K-WORD	0B8000H - 0E
Ξ.	86 32K-WORD	2B0000H - 2B7FFFH	Ξ	22 32K-WORD	0B0000H - 0B
ANE	85 32K-WORD	2A8000H - 2AFFFFH	LANE	21 32K-WORD	0A8000H - 0A
	84 32K-WORD	2A0000H - 2A7FFFH 298000H - 29FFFFH		20 32K-WORD 19 32K-WORD	0A0000H - 0A 098000H - 09H
P	83 32K-WORD 82 32K-WORD	290000H - 297FFFH	- L	19 32K-WORD 18 32K-WORD	090000H - 097
(UNIFORM	81 32K-WORD	288000H - 28FFFFH	PLANE0 (UNIFORM	17 32K-WORD	088000H - 08H
Ř	80 32K-WORD	280000H - 287FFFH	B	16 32K-WORD	080000H - 087
Ε	79 32K-WORD	278000H - 27FFFFH	Ĕ	15 32K-WORD	078000H - 07H
Z	78 32K-WORD	270000H - 277FFFH	IZ	14 32K-WORD	070000H - 077
E	77 32K-WORD	268000H - 26FFFFH	E	13 32K-WORD	068000H - 061 060000H - 062
	76 32K-WORD	260000H - 267FFFH 258000H - 25FFFFH	0	12 32K-WORD 11 32K-WORD	058000H - 05H
Ψ	75 32K-WORD 74 32K-WORD	250000H - 257FFFH	Ξ	10 32K-WORD	050000H - 057
PLANE2	73 32K-WORD	248000H - 24FFFFH	Ā	9 32K-WORD	048000H - 04I
	72 32K-WORD	240000H - 247FFFH	L L	8 32K-WORD	040000H - 047
	71 32K-WORD	238000H - 23FFFFH		7 32K-WORD	038000H - 03H
-	70 32K-WORD	230000H - 237FFFH		6 32K-WORD	030000H - 037
	69 32K-WORD	228000H - 22FFFFH		5 32K-WORD	028000H - 02
	68 32K-WORD	220000H - 227FFFH		4 32K-WORD 3 32K-WORD	020000H - 027 018000H - 01H
1	67 32K-WORD 66 32K-WORD	218000H - 21FFFFH 210000H - 217FFFH		3 32K-WORD 2 32K-WORD	010000H - 017
	JU JAN-WURD			1 32K-WORD	008000H - 00F
-	65 32K-WORD	208000H - 20FFFFH		<u>1 32K-WORD</u>	000000000000000000000000000000000000000

6

	Code	Address $[A_{15}-A_0]^{(1)}$	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	
Device Code	Top Parameter Device Code	0001H	00B0H	2
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	3
	Block is Locked	Block Address	$DQ_0 = 1$	3
	Block is not Locked-Down	$DQ_1 = 0$	3	
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	4
OTP	OTP Lock	0080H	OTP-LK	5
	OTP	0081-0088H	OTP	6

NOTES:

1. The address A_{21} - A_{16} are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

2. Top parameter device has its parameter blocks in the plane3 (The highest address).

- DQ₁₅-DQ₂ are reserved for future implementation.
 PCRC=Partition Configuration Register Code.
 OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration l	Register ⁽²⁾	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (64M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Bus $Operation^{(1,2)}$									
Mode	Notes	RST#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	Х	D _{OUT}	
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z	
Standby		V _{IH}	V _{IH}	Х	Х	Х	Х	High Z	
Reset	3	V _{IL}	Х	Х	Х	Х	Х	High Z	
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	X	See Table 3 and Table 4	
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	Х	See Appendix	
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	Х	D _{IN}	

NOTES:

Refer to DC Characteristics. When V_{PP}≤V_{PPLK}, memory contents can be read, but cannot be altered.
 X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH1/2} for V_{PP} See DC Characteristics for V_{PPLK} and V_{PPH1/2} voltages.
 RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when V_{PP}=V_{PPH1/2} and V_{CC}=2.7V-3.6V.
 Command writes involving full chip erase are reliably executed when V_{PP}=V_{PPH1} and V_{CC}=2.7V-3.6V.
 Refer to Table 6 for valid D_{IN} during a write operation.
 Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F640BF series for more information about query code.

	Т	able 6. C	Command	Definitions ⁽¹⁾	1)			
	Bus		J	First Bus Cyc	ele	Se	econd Bus C	ycle
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	COH	Write	OA	OD
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

(11)

NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cvcle

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F640BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F640BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{III}.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

- LH28F640BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL}. When WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		Cu			
State	WP#	$\mathrm{DQ}_{1}^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7. Functions of Block Lock ⁽⁵⁾ and Block Lock-Down

NOTES:

DQ₀=1: a block is locked; DQ₀=0: a block is unlocked. DQ₁=1: a block is locked-down; DQ₁=0: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after Lock Command Written (Next State)				
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾		
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾		
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

	(Current S	State		Result after WP# Transition (Next State)		
Previous State	State WP# DQ ₁ DQ ₀		WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$			
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$	[011]	0	1		[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

NOTES:

1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL} .

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0
ENHANCE	MENTS (R)	FOR FUTURE HINE STATUS	(WSMS)	(Write State M be occupied by	NOT indicates the str achine). Even if the other partiti s configuration.	atus of the partit the SR.7 is "1",	the WSM n
1 = Block 0 = Block SR.5 = BLOC STAT 1 = Error i	Erase Suspende Erase in Progre K ERASE AN US (BEFCES) n Block Erase	ess/Completed	ERASE se	Check SR.7 to buffer) program invalid while S If both SR.5 a erase, (page b	determine bloc n or OTP progra	m completion. S s after a block e set/clear block	SR.6 - SR.1 a erase, full cl c lock bit,
OTP 1 = Error i 0 = Succes $\text{SR.3} = \text{V}_{\text{PP}} \text{ S}^{\prime}$	PROGRAM S' n (Page Buffer) ssful (Page Buf FATUS (VPPS)		P Program	SR.3 does not The WSM inte Block Erase, F Program com	provide a contin rrogates and ind ull Chip Erase, (nand sequences feedback when	nuous indicatior licates the V _{PP} 1 Page Buffer) Pr S. SR.3 is not	n of V _{PP} lev evel only af rogram or O' guaranteed
$0 = V_{PP} O$ $SR.2 = (PAGE STAT)$ $1 = (Page STAT)$	E BUFFER) PR US (PBPSS) Buffer) Prograt	OGRAM SUSP		bit. The WSM Erase, Full C Program com depending on t set. Reading th	provide a contir interrogates the hip Erase, (Pag mand sequence he attempted op e block lock con tifier Codes/OT	block lock bit or ge Buffer) Prog es. It informs eration, if the bl nfiguration code	nly after Blo gram or O' the syste lock lock bit es after writi
1 = Erase	or Program Atte d Block, Opera				nd SR.0 are rese when polling the		

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
SR.7 = STAT 1 = Page B 0 = Page B	uffer Program a uffer Program			If XSR.7 is "0" Buffer Program check if page b XSR.15-8 and should be ma	Page Buffer licates that the t, the command (E8 puffer is availabl XSR.6-0 are sked out when	is not accepted 8H) should be le or not. reserved for t	and a next Pa issued again future use a

		Table 12.	Partition Config	guration R	egist	ter Definition		
R	R	R	R	R		PC2	PC1	PC0
15	14	13	12	11		10	9	8
R	R	R	R	R		R	R	R
7	6	5	4	3		2	1	0
$PCR.15-11 = PCR.10-8 = I \\ 000 = N \\ 001 = PI \\ (defa \\ 010 = PI \\ parti \\ 100 = PI \\ (defa \\ 011 = PI \\ (defa \\ 011 = PI \\ three \\ opera \\ 110 = PI \\ three \\ opera \\ 101 = PI \\ three \\ opera \\ 000 = N \\ $	RESERVED FO ENHANCEMI PARTITION COM o partitioning. Du ane 1-3 are merge ault in a bottom pa ane 0-1 and Pland tion respectively. ane 0-2 are merge ult in a top paran ane 2-3 are merge partitions in the ation is available ane 0-1 are merge partitions in the ation is available ane 1-2 are merge partitions in the ation is available ane 1-2 are merge	R FUTURE ENTS (R) NFIGURATION al Work is not a d into one parti arameter device e2-3 are merged ed into one part heter device) ed into one part his configuration between any twe ed into one part his configuration between any twe ed into one part his configuration between any twe ed into one part	(PC2-0) allowed. tion.) into one ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions.	3 2 1 0 111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions. PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R) NOTES: After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device. See Figure 4 for the detail on partition configuration. PCR 15-11 and PCR 7-0 are reserved for future use and				
PC2 PC1 PC0		ING FOR DUA	L WORK	PC2 PC1	PC0		NING FOR DU	
0 0 0		BLANE2	PLANE0	0 1	1		LANE1	11 PARTITION0
0 0 1		PLANE2	PARTITION0	1 1	0	PARTITION2 PAR EANNEY	PAR INOITIN	DITION0
0 1 0	PARTITIO	LANE2	DITION0	1 0	1		PARTITION1	PARTITION0
1 0 0	PARTITIONI EINEI	PLANE1 PLANE1	0N FLANE0	1 1	1	PARTITION3 PART	LITION2 PARTITIC	DNI PARTITION0
		F	Figure 4. Partiti	on Config	gurati	ion		
								Rev. 2.42


 Electrical Specifications Absolute Maximum Ratings* Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾ 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
	NOTES:
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	 Operating temperature is for extended temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions,
Voltage On Any Pin (except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
V_{CC} and V_{CCQ} Supply Voltage0.2V to +3.9V $^{(2)}$	 Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns. V_{PP} erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to V_{PP} during erase/program
V_{PP} Supply Voltage0.2V to +12.6V ^(2, 3, 4)	 can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 11.7V-12.3V for a total of 80
Output Short Circuit Current 100mA ⁽⁵⁾	hours maximum.5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
I/O Supply Voltage	V _{CCQ}	2.7	3.0	3.6	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	1.65	3.0	3.6	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at 12V				80	Hours	

NOTES:

See DC Characteristics tables for voltage range-specific specification.
 Applying V_{PP}=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP}=11.7V-12.3V is not allowed and can cause damage to the device.



1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

Symbol	Param	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-1.0		+1.0	μA	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Current		1	-1.0		+1.0	μA	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND
I _{CCS}	V _{CC} Standby Curren	1		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ} \text{ or } GND$	
I _{CCAS}	V _{CC} Automatic Pow	er Savings Current	1,4		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#=V _{CCQ} or GND
I _{CCD}	V _{CC} Reset Power-Do	own Current	1		4	20	μΑ	RST#=GND±0.2V
T	Average V _{CC} Read Current Normal Mode		1,7		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V _{IH} , f=5MHz
T	V _{CC} (Page Buffer) P	rogram Current	1,5,7		20	60	mA	V _{PP} =V _{PPH1}
I _{CCW}	V _{CC} (I age Bullet) I	logram Current	1,5,7		10	20	mA	V _{PP} =V _{PPH2}
T	V _{CC} Block Erase, Fu	ıll Chip	1,5,7		10	30	mA	V _{PP} =V _{PPH1}
I _{CCE}	Erase Current		1,5,7		10	30	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	CE#=V _{IH}
I _{PPS} I _{PPR}	V _{PP} Standby or Read	d Current	1,6,7		2	5	μΑ	V _{PP} ≤V _{CC}
I	V _{PP} (Page Buffer) Pr	rogram Current	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPW}	, bh (i age pailei) I i	Contain Current	1,5,6,7		10	30	mA	V _{PP} =V _{PPH2}
I	V _{PP} Block Erase, Full Chip		1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPE}	Erase Current		1,5,6,7		5	15	mA	V _{PP} =V _{PPH2}
Innur	V _{PP} (Page Buffer) Pr	rogram	1,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPWS}	Suspend Current		1,6,7		10	200	μΑ	V _{PP} =V _{PPH2}
Innec	V _{PP} Block Erase Sus	spend Current	1,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPES}	v pp Block Elase Sus	spena Current	1,6,7		10	200	μΑ	V _{PP} =V _{PPH2}

V _{CC} =2.7V-3.6V							
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	5	2.4		V _{CCQ} + 0.4	V	
V _{OL}	Output Low Voltage	5			0.2	V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OL}=100\mu A$
V _{OH}	Output High Voltage	5	V _{CCQ} -0.2			V	$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OH}=-100\mu A$
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		1.65	3.0	3.6	V	
V _{PPH2}	V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

DC Characteristics (Continued)

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .

Block erase, full chip erase, (page buffer) program and OTP program are inhibited when V_{PP}≤V_{PPLK}, and not guaranteed in the range between V_{PPLK}(max.) and V_{PPH1}(min.), between V_{PPH1}(max.) and V_{PPH2}(min.) and above V_{PPH2}(max.).
 The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.
 Sampled net 100% togeted.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying $12V\pm0.3V$ to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying $12V\pm0.3V$ to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		60		ns
t _{AVQV}	Address to Output Delay			60	ns
t _{ELQV}	CE# to Output Delay	3		60	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

V_{CC} =2.7V-3.6V, T_A =-40°C to +85°C, C_L =30pF

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		65		ns
t _{AVQV}	Address to Output Delay			65	ns
t _{ELQV}	CE# to Output Delay	3		65	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	IQV RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

V_{CC} =2.7V-3.6V, T_A =-40°C to +85°C, C_L =50pF

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.


3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .


Symbol	Parameter		Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	CE# to Output Delay	3		70	ns
t _{APA}	Page Address Access Time			30	ns
t _{GLQV}	OE# to Output Delay			25	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		25	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns


V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C, C_{L} =70pF

NOTES:

See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
 Sampled, not 100% tested.
 OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.







1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter		Notes	Min.	Max.	Unit
				60		ns
t _{AVAV}	Write Cycle Time		65		ns	
				70		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Goin	ig Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	CE# (WE#) Setup to WE# (CE#) Going	Low	4	0		ns
		t _{AVAV} =60ns		45		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	t _{AVAV} =65ns	4, 9	50		ns
		t _{AVAV} =70ns		55		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High		8	40		ns
t _{AVWH} (t _{AVEH})		t _{AVAV} =60ns	8,9	45		ns
	Address Setup to WE# (CE#) Going High	t _{AVAV} =65ns		50		ns
		t _{AVAV} =70ns		55		ns
t _{WHEH} (t _{EHWH})	CE# (WE#) Hold from WE# (CE#) High	•		0		ns
t _{WHDX} (t _{EHDX})	Data Hold from WE# (CE#) High			0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High			0		ns
t _{WHWL} (t _{EHEL})	WE# (CE#) Pulse Width High		5	15		ns
t _{SHWH} (t _{SHEH})	WP# High Setup to WE# (CE#) Going H	igh	3	0		ns
t _{VVWH} (t _{VVEH})	V _{PP} Setup to WE# (CE#) Going High		3	200		ns
t _{WHGL} (t _{EHGL})	Write Recovery before Read			30		ns
t _{QVSL}	WP# High Hold from Valid SRD	3, 6	0		ns	
t _{QVVL}	V _{PP} Hold from Valid SRD		3, 6	0		ns
t _{WHR0} (t _{EHR0})) WE# (CE#) High to SR.7 Going "0"		3, 7		t_{AVQV} + 50	ns

$V_{cc}=2.7V-3.6V$ T₄=-40°C to +85°C


NOTES:


- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

- 4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling
- edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}. 6. V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success
- (SR.1/3/4/5=0) and held at $V_{PP}=V_{PPH1}$ until determination of full chip erase success (SR.1/3/5=0). 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.

- 8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.
- 9. t_{WLWH} (t_{ELEH}) and t_{AVWH} (t_{AVEH}) values vary depending on the write cycle time (t_{AVAV}).





	V _C	_C =2.7V	-3.6V, T _A =-40	°C to +8	85°C					
Symbol	Parameter	Notes	Page Buffer Command is Used or not	Command is (In	V _{PP} =V _{PPH1} In System)		V _{PP} =V _{PPH2} (In Manufacturing)			Unit
			Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
t _{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t _{WMB}	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
WMB	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}		2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	8
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	8
	Full Chip Erase Time	2			80	700				s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

NOTES:

1. Typical values measured at V_{CC} =3.0V, V_{PP} =3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

LHF64FB2

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F640BF series Appendix


NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time


Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

Sampled, not 100% tested.
 This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾


Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



PRELIMINARY



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819