LH28F016SU

16M (1M × 16, 2M × 8) Flash Memory

FEATURES

- User-Configurable x8 or x16 Operation
- User-Selectable 3.3 V or 5 V V_{CC}
- 70 ns Maximum Access Time
- 0.32 MB/sec Write Transfer Rate
- 100,000 Erase Cycles per Block
- 32 Independently Lockable Blocks
- 5 V Write/Erase Operation (5 V V_{PP})
 - No Requirement for DC/DC Converter to Write/Erase
- Minimum 2.7 V Read capability
 - 160 ns Maximum Access Time $(V_{CC} = 2.7 \text{ V})$
- Revolutionary Architecture
 - Pipelined Command Execution
 - Write During Erase
 - Command Superset of Sharp LH28F008SA
- 5 μA (Typ.) I_{CC} in CMOS Standby
- 1 µA (Typ.) Deep Power-Down
- State-of-the-Art 0.55 µm ETOX™ Flash Technology
- 56-Pin, 1.2 mm × 14 mm × 20 mm TSOP (Type I) Package




Figure 1. TSOP Configuration




Figure 2. TSOP Reverse Bend Configuration

INTRODUCTION

Sharp's LH28F016SU 16M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5 V single voltage operation and very high read/write performance, the LH28F016SU is also the ideal choice for designing embedded mass storage memory systems.

The LH28F016SU is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8M Flash memory), extended cycling, low power 3.3 V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F016SU's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3 V and 5.0 V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX™ process technology, the LH28F016SU is the most cost-effective, high-density 3.3 V flash memory.

DESCRIPTION

The LH28F016SU is a high performance 16M (16,777,216 bit) block erasable non-volatile random access memory organized as either $1M \times 16$ or $2M \times 8$. The LH28F016SU includes thirty-two 64K (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 4.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F016SU:

- 5 V Write/Erase Operation (5 V V_{PP})
- 3.3 V Low Power Capability (2.7 V V_{CC} Read)
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A $\overline{3/5}$ input pin reconfigures the device internally for optimized 3.3 V or 5.0 V read/write operation.

The LH28F016SU will be available in a 56-pin, 1.2 mm thick \times 14 mm \times 20 mm TSOP (Type I) package. This form factor and pinout allow for very high board layout densities.




Figure 3. LH28F016SU Block Diagram (Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers)

PIN DESCRIPTION

SYMBOL	TYPE	NAME AND FUNCTION
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A_0 input buffer is turned off when $\overline{\text{BYTE}}$ is high).
A ₁ - A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64K block. $A_6 - A_{15}$ selects 1 of 1024 rows, and $A_1 - A_5$ selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ - A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ - DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ ₈ - DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS : Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
$\overline{\text{CE}}_{0}, \overline{\text{CE}}_{1}$	INPUT	CHIP ENABLE INPUTS : Activate the device's control logic, input buffers, decoders and sense amplifiers. With either \overline{CE}_0 or \overline{CE}_1 high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both \overline{CE}_0 , \overline{CE}_1 must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of \overline{CE}_0 or \overline{CE}_1 . The first rising edge of \overline{CE}_0 or \overline{CE}_1 disables the device.
RP	INPUT	RESET/POWER-DOWN: With \overline{RP} low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, \overline{RP} pin is turned to low in order to return the device to default configuration. When the $\overline{3/5}$ pin is switched, or when the power transition is occurred, or at the power on/off, \overline{RP} is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 400 ns (V_{CC} +5.0 V ±0.5 V) is required to allow these circuits to power-up. When \overline{RP} goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
ŌĒ	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when \overline{OE} is high. NOTE: \overline{CE}_X overrides \overline{OE} , and \overline{OE} overrides WE.
WE	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. \overline{WE} is active low, and latches both address and data (command or array) on its rising edge.
RY/BY	open drain Output	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when \overline{OE} or \overline{CE}_0 , \overline{CE}_1 are high), except if a $\overline{RY}/\overline{BY}$ Pin Disable command is issued.

PIN DESCRIPTION (Continued)

SYMBOL	TYPE	NAME AND FUNCTION
WP	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When \overline{WP} is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When \overline{WP} is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The \overline{WP} input buffer is disabled when \overline{RP} transitions low (deep power-down mode).
BYTE	INPUT	BYTE ENABLE: BYTE low places device x8 mode. All data is then input or output on DQ ₀ - DQ ₇ , and DQ ₈ - DQ ₁₅ float. Address A ₀ selects between the high and low byte. BYTE high places the device in x16 mode, and turns off the A ₀ input buffer. Address A ₁ , then becomes the lowest order address.
3/5	INPUT	3.3/5.0 VOLT SELECT: $\overline{3/5}$ high configures internal circuits for 3.3 V operation. $\overline{3/5}$ low configures internal circuits for 5.0 V operation. NOTES: Reading the array with $\overline{3/5}$ high in a 5.0 V system could damage the device. There is a significant delay from $\overline{3/5}$ switching to valid data.
V _{PP}	SUPPLY	ERASE/WRITE POWER SUPPLY: For erasing memory array blocks or writing words/bytes/pages into the flash array.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (3.3 V \pm 0.3 V, 5.0 V \pm 0.5 V) (2.7 V ~ 3.6 V at Read Operation): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8 μ s, a 25% improvement over the LH28F008SA. A Block Erase operation erases one of the 32 blocks in typically 0.7 seconds, independent of the other blocks, which is about 55% improvement over the LH28F008SA. The LH28F016SU incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a $\overline{RY}/\overline{BY}$ output pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F016SU allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH2F016SUR-10 can also perform write operations to one block of memory while performing erase of another block.

The LH28F016SU provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F016SU has a master Write Protect pin (WP) which prevents any modifications to memory blocks whose lock-bits are set.

The LH28F016SU contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F016SU from a LH28F008SA based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 5 and 6.

The LH28F016SU incorporates an open drain $\overline{RY}/\overline{BY}$ output pin. This feature allows the user to ORtie many $\overline{RY}/\overline{BY}$ pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F016SU also incorporates a dual chipenable function with two input pins, \overline{CE}_0 and \overline{CE}_1 . These pins have exactly the same functionality as the regular chip-enable pin \overline{CE} on the LH28F008SA. For minimum chip designs, \overline{CE}_1 may be tied to ground and use \overline{CE}_0 as the chip enable input. The LH28F016SU uses the logical combination of these two signals to enable or disable the entire chip. Both \overline{CE}_0 and \overline{CE}_1 must be active low to enable the device and if either one becomes inactive, the chip will be disabled. This feature, along with the open drain $\overline{RY}/\overline{BY}$ pin, allows the 0system designer to reduce the number of control pins used in a large array of 16M devices.

The $\overrightarrow{\text{BYTE}}$ pin allows either x8 or x16 read/writes to the LH28F016SU. $\overrightarrow{\text{BYTE}}$ at logic low selects 8-bit mode with address A₀ selecting between low byte and high byte. On the other hand, $\overrightarrow{\text{BYTE}}$ at logic high enables 16-bit operation with address A₁ becoming the lowest order address and address A₀ is not used (don't care). A block diagram is shown in Figure 3.

The LH28F016SU is specified for a maximum access time of each version, as follows:

OPERATING TEMPERATURE	V _{CC} SUPPLY	MAX. ACCESS (T _{ACC})
0 - 70°C	4.75 - 5.25 V	70 ns
0 - 70°C	4.5 - 5.5 V	80 ns
0 - 70°C	3.0 - 3.6 V	120 ns
0 - 70°C	2.7 - 3.6 V	160 ns

The LH28F016SU incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical I_{CC} current is 2 mA at 5.0V (1 mA at 3.3 V).

A Deep Power-Down mode of operation is invoked when the \overline{RP} (called \overline{PWD} on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power-down mode. This mode brings the device power consumption to less than 5 µA typically, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP pin turned to low order to return the device to default configuration. When the $\overline{3/5}$ pin is switched, or when the power transition is occured, or at the power on/off, RP is required to stay low in order to protect data from noise. A recovery time of 550 ns (V_{CC} = 5.0 V \pm 0.5 V) is required from \overline{RP} switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either \overline{CE}_0 or \overline{CE}_1 transitions high and \overline{RP} stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{CC} standby current of 10 µA.

MEMORY MAP

FFFFH F0000H	64KB BLOCK	31
EFFFH E0000H	64KB BLOCK	30
	64KB BLOCK	29
CO000H	64KB BLOCK	28
SFFFFH	64KB BLOCK	27
	64KB BLOCK	26
FFFFH 90000H	64KB BLOCK	25
FFFFH 30000H	64KB BLOCK	24
FFFFH 70000H	64KB BLOCK	23
FFFFH 50000H	64KB BLOCK	22
FFFFH 50000H	64KB BLOCK	21
FFFFH 40000H	64KB BLOCK	20
FFFFH 30000H	64KB BLOCK	19
FFFFH 20000H	64KB BLOCK	18
FFFFH 10000H	64KB BLOCK	17
FFFFH	64KB BLOCK	16
DOOOOH	64KB BLOCK	15
F0000H	64KB BLOCK	14
FFFH	64KB BLOCK	13
FFFFH	64KB BLOCK	12
FFFFH	64KB BLOCK	11
SOOOOH	64KB BLOCK	10
A0000H	64KB BLOCK	9
90000H	64KB BLOCK	8
SOOOOH		
70000H FFFFH	64KB BLOCK	7
50000H	64KB BLOCK	6
50000H	64KB BLOCK	5
40000H	64KB BLOCK	4
BOOOOH	64KB BLOCK	3
20000н	64KB BLOCK	2
	64KB BLOCK	1
00000H	64KB BLOCK	0

28F016SUT-3

Figure 4. LH28F016SU Memory Map (Byte-Wide Mode)

Extended Status Registers Memory Map

x8 MODE A[20:0] RESERVED 1F0006H 1F0005H 1F0004H 1F0003H 1F0002H 1F0001H 1F0001H 1F0000H 1F0000H 1F0000H 000006H 000006H 000005H 000004H 000005H 000004H 000004H 000004H 000004H 000004H 000004H 000004H 000002H 000002H 000002H 000002H 000002H 000002H 000002H 000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 0000001H 00000001H 00000001H 0000001H 0000001H 0000001H 0000001H 0000000000					
RESERVED 1F0005H GSR 1F0004H RESERVED 1F0003H BSR31 1F0002H RESERVED 1F0001H RESERVED 1F0000H . .	x8 MODE		A[20:0]		
GSR RESERVED BSR31 IF0003H 1F0002H 1F0001H 1F0001H 1F0000H IF0000H IF0000H IF0000H IF0000H 000006H 000005H 000005H 000003H 000002H 000002H 000002H 000002H 000002H 000001H		RESERVED			
RESERVED 1F0003H BSR31 1F0002H RESERVED 1F0001H RESERVED 1F0000H . . . <td></td> <td>GSR</td> <td></td> <td></td>		GSR			
BSR31 RESERVED IF0002H IF0001H IF0000H IF000H IF000H IF0000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF000H IF00H IF00H IF00H IF000H IF000H I		RESERVED	- 1F0004H		
RESERVED 1F0001H RESERVED 1F0000H 010002H RESERVED 000006H RESERVED 000005H GSR 000003H BSR0 000002H RESERVED 000002H BSR0 000002H RESERVED 000001H		BSR31			
RESERVED 1F0000H 010002H RESERVED 000006H QSR 000005H 000003H 000003H BSR0 000002H RESERVED 000002H RESERVED 000002H RESERVED 000001H		RESERVED			
RESERVED 010002H RESERVED 000006H 000005H 000005H 000004H 000003H 000002H 000002H RESERVED 000001H		RESERVED			
RESERVED 000006H RESERVED 000005H GSR 000004H RESERVED 000003H BSR0 000002H RESERVED 000001H RESERVED 000001H		•	┛1F0000H		
RESERVED 000006H RESERVED 000005H GSR 000004H RESERVED 000003H BSR0 000002H RESERVED 000001H RESERVED 000001H		•			
RESERVED 000006H RESERVED 000005H GSR 000004H RESERVED 000003H BSR0 000002H RESERVED 000001H RESERVED 000001H		•	- 010002H		
RESERVED 000005H GSR 000004H RESERVED 000003H BSR0 000002H RESERVED 000001H		RESERVED			
GSR 000004H RESERVED 000003H BSR0 000002H RESERVED 000001H RESERVED 000001H		RESERVED			
RESERVED 000003H BSR0 000002H RESERVED 000001H		GSR			
BSR0 RESERVED 000002H 000001H		RESERVED			
RESERVED 000001H		BSR0			
RESERVED		RESERVED			
		RESERVED			
28F016SUT-4				28F016SUT-4	

Figure 5. Extended Status Register Memory Map (Byte-Wide Mode)




Figure 6. Extended Status Register Memory Map (Word-Wide Mode)

BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

Bus Operations for Word-Wide Mode ($\overline{BYTE} = V_{IH}$)

MODE	RP		CE ₀	ŌĒ	WE	A ₁	DQ ₀ - DQ ₁₅	RY/BY	NOTE
Read	V _{IH}	V _{IL}	V _{IL}	V_{IL}	$V_{\rm IH}$	Х	D _{OUT}	Х	1, 2, 7
Output Disable	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Х	High-Z	Х	1, 6, 7
Standby	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	х	х	х	High-Z	х	1, 6, 7
Deep Power-Down	V _{IL}	Х	Х	Х	Х	Х	High-Z	V _{OH}	1, 3
Manufacturer ID	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	00B0H	V _{OH}	4
Device ID	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	6688H	V _{OH}	4
Write	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V_{IL}	Х	D _{IN}	Х	1, 5, 6

Bus Operations For Byte-Wide Mode ($\overline{BYTE} = V_{II}$)

MODE	RP		CE ₀	ŌĒ	WE	A ₀	DQ ₀ - DQ ₇	RY/BY	NOTE
Read	$V_{\rm IH}$	V _{IL}	V _{IL}	V_{IL}	$V_{\rm IH}$	Х	D _{OUT}	Х	1, 2, 7
Output Disable	V_{IH}	V _{IL}	V _{IL}	V _{IH}	$V_{\rm IH}$	Х	High-Z	Х	1, 6, 7
Standby	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	х	х	х	High-Z	Х	1, 6, 7
Deep Power-Down	V _{IL}	Х	Х	Х	Х	Х	High-Z	V _{OH}	1, 3
Manufacturer ID	$V_{\rm IH}$	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	B0H	V _{OH}	4
Device ID	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	88H	V _{OH}	4
Write	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	Х	1, 5, 6

NOTES:

8

1. X can be V_{IH} or V_{IL} for address or control pins except for $\overline{RY}/\overline{BY}$, which is either V_{OL} or V_{OH} .

- 2. RY/BY output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY will be at VOH if it is tied to VCC through a resistor. When the RY/BY at VOH is independent of OE while a WSM operation is in progress.
- 3. \overline{RP} at GND ± 0.2 V ensures the lowest deep power-down current.
- 4. An and A1 at VIL provide manufacturer ID codes in x8 and x16 modes respectively. An and A1, at VIH provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.
- 5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully

completed when $V_{PP} = V_{PPH}$. While the WSM is running, $\overline{RY}/\overline{BY}$ in Level-Mode (default) stays at V_{OL} until all operations are complete. $\overline{RY}/\overline{BY}$ goes to 6. V_{OH} when the WSM is not busy or in erase suspend mode.

7. RY/BY may be at VOL while the WSM is busy performing various operations. For example, a status register read during a write operations.

LH28F008SA-Compatible Mode Command Bus Definitions

COMMAND	FIR	ST BUS CYCI	E	SEC	NOTE		
COMMAND	OPER.	ADDRESS	DATA	OPER.	ADDRESS	DATA	NOTE
Read Array	Write	Х	FFH	Read	AA	AD	
Intelligent Identifier	Write	Х	90H	Read	IA	ID	1
Read Compatible Status Register	Write	Х	70H	Read	Х	CSRD	2
Clear Status Register	Write	Х	50H				3
Word Write	Write	Х	40H	Write	WA	WD	
Alternate Word/Byte Write	Write	Х	10H	Write	WA	WD	
Block Erase/Confirm	Write	Х	20H	Write	BA	D0H	
Erase Suspend/Resume	Write	Х	B0H	Write	Х	D0H	

ADDRESS

DATA

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care AD = Array Data CSRD = CSR Data ID = Identifier Data WD = Write Data

NOTES:

1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters Data Write, Erase or Suspend operations.

3. Clears CSR.3, CSR.4, and CSR.5. Also clears GSR.5 an all BSR.5 and BSR.2 bits. See Status register definitions.

LH28F016SU Performance Enhancement Command Bus Definitions

00111115		FIRS	г bus c	YCLE	SECO	ND BUS	CYCLE	THIF	RD BUS	CYCLE	NOTE
COMMAND	MODE	OPER.	ADDR.	DATA	OPER.	ADDR.	DATA	OPER.	ADDR.	DATA	
Read Extended Status Register		Write	х	71H	Read	RA	GSRD BSRD				1
Page Buffer Swap		Write	Х	72H							7
Read Page Buffer		Write	Х	75H	Read	PA	PD				
Single Load to Page Buffer		Write	х	74H	Write	PA	PD				
Sequential Load to	x8	Write	Х	E0H	Write	Х	BCL	Write	Х	BCH	4, 6, 10
Sequential Load to Page Buffer	x16	Write	х	E0H	Write	х	WCL	Write	х	WCH	4, 5, 6, 10
Page Buffer Write	x8	Write	х	0CH	Write	A0	BC (L, H)	Write	WA	BC (H, L)	3, 4, 9, 10
to Flash	x16	Write	Х	0CH	Write	Х	WCL	Write	WA	WCH	4, 5, 10
Two-Byte Write	x8	Write	х	FBH	Write	A0	WD (L, H)	Write	WA	WD (H, L)	3
Block Erase/Confirm		Write	х	20H	Write	BA	D0H				
Lock Block/Confirm		Write	Х	77H	Write	BA	D0H				
Upload Status Bits/Confirm		Write	Х	97H	Write	х	D0H				2
Upload Device Information		Write	х	99H	Write	х	D0H				
Erase All Unlocked Blocks/Confirm		Write	х	A7H	Write	х	D0H				
$\overline{\text{RY}}/\overline{\text{BY}}$ Enable to Level-Mode		Write	х	96H	Write	x	01H				8
RY/BY Pulse-On- Write		Write	х	96H	Write	х	02H				8
RY/BY Pulse-On- Erase		Write	х	96H	Write	х	03H				8
RY/BY Disable		Write	Х	96H	Write	х	04H				8
Sleep		Write	Х	F0H							
Abort		Write	Х	80H							

ADDRESS

BA = Block Address PA = Page Buffer Address RA = Extended Register Address WA = Write Address X = Don't Care DATA AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data WC (L, H) = Word Count (Low, High) BC (L, H) = Byte Count (Low, High) WD (L, H) = Write Data (Low, High)

NOTES:

- 1. RA can be the GSR address or any BSR address. See Figure 5 and 6 for Extended Status Register Memory Maps.
- 2. Upon device power-up, all BSR lock-bits come up locked. The Uploaded Status Bits command must be written to reflect the actual lock-bit status.
- A₀ is automatically complemented to load second byte of data. BYTE must be at V_{IL}. A₀ value determines which WD/BC is supplied first: A₀ = 0 looks at the WDL/BCL, A₀ = 1 looks at the WDH/BCH.
- 4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.
- 5. In x16 mode, only the lower byte $DQ_0 DQ_7$ is used for WCL and WCH. The upper byte $DQ_8 DQ_{15}$ is a don't care.
- 6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure RY/BY output to one of two pulse-modes or enable and disable the RY/BY function.
- 9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the LH28F016SU User's Manual.
- 10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.

Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

 CSR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy
 CSR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed
 CSR.5 = ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful Block Erase
 CSR.4 = DATA-WRITE STATUS (DWS) 1 = Error in Data Write 0 = Data Write Successful
 CSR.3 = V_{PP} STATUS (VPPS) 1 = V_{PP} Low Detect, Operation Abort 0 = V_{PP} OK
 IRV/BY output of completion of an Write) before the is checked for su 2. If DWS and ES a improper comma and attempt the
 3. The VPPS bit, un continuous indica V_{PP}'s level only a sequences have V_{PP} has not bee report accurate for masked out whe 0 = V_{PP} OK

NOTES:

- RY/BY output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.
- 2. If DWS and ES are set to '1' during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.
- The VPPS bit, unlike an A/D converter, does not provide continuous indication of V_{PP} level. The WSM interrogates V_{PP}'s level only after the Data-Write or Erase command sequences have been entered, and informs the system if V_{PP} has not been switched on. VPPS is not guaranteed to report accurate feedback between V_{PPL} and V_{PPH}.
- CSR.2 CSR.0 = Reserved for future enhancements. These bits are reserved for future use and should be masked out when polling the CSR.

GLOBAL STATUS REGISTER

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS				
7	6	5	4	3	2	1	0				
1	RITE STATE MAC = Ready = Busy	HINE STATUS (V	VSMS)	 NOTES: 1. RY/BY output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is 							
1	PERATION SUSPI	ended	,	checked fo			·				
0	= Operation in Pro	gress/Completed	I		ending sleep, the						
	EVICE OPERATIO = Operation Unsu	· ·	i)	•	aborted: Unsucco		ort command				
	= Operation Succe		y Running				in command.				
1	EVICE SLEEP ST/ = Device in Sleep	. ,		 The device contains two Page Buffers. Selected Page Buffer is currently busy with WSM operation. When multiple operations are gueued, checking BSR.7 							
MATRIX 5/4 00 01 10	0 = Device Not in Sleep				les indication of c R.7 provides indica ompleted.	ompletion for that	particular				
1	UEUE STATUS (Q = Queue Full = Queue Available										
1	AGE BUFFER AVA = One or Two Pag = No Page Buffer :	e Buffers Availabl									
1	AGE BUFFER STA = Selected Page E = Selected Page E	Buffer Ready									
1	AGE BUFFER SEL = Page Buffer 1 Se = Page buffer 0 Se	elected	BSS)								

BLOCK STATUS REGISTER

BS	BLS	BOS	BOAS	QS	VPPS	R	R		
7	6	5	4	3	2	1	0		
1 = 0 =	.OCK STATUS (BS = Ready = Busy .OCK-LOCK STAT			completion Data Write	tput or BS bit mus of an operation () before the appro for success.	Block Lock, Susp	end, Erase or		
	= Block Unlocked	· · ·		2. The BOAS	bit will not be set	until BSR.7 = 1.			
0 =	= Block Locked for	r Write/Erase		3. Operation	halted via Abort c	command.			
1 =	OCK OPERATION = Operation Unsur = Operation Succe	ccessful		 BSR.1-0 = Reserved for future enhancements. These bits are reserved for future use; mask them out when polling the BSRs. 					
1 =	OCK OPERATION = Operation Abort = Operation Not A	ed	S (BOAS)	only provid block. GSR	 When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued opera- tions are completed. 				
01 10	 Operation Succ Not a valid Cor Operation Unsi Operation Abor 	nbination uccessful	tly Running						
1 =	JEUE STATUS (Q = Queue Full = Queue Available	,							
1 =	_{PP} STATUS (V _{PPS}) = V _{PP} Low Detect, = V _{PP} OK	Operation Abort							

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings*

Temperature under bias	0°C to +80°C
Storage temperature	65°C to +125°C

V_{CC} = 3.3 V ± 0.3 V Systems⁴

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
T _A	Operating Temperature, Commercial	0	70	°C	Ambient Temperature	1
V _{CC}	V_{CC} with Respect to GND	-0.2	7.0	V		2
V _{PP}	V _{PP} Supply Voltage with Respect to GND	-0.2	7.0	V		2
V	Voltage on any Pin (Except V _{CC} , V _{PP}) with Respect to GND	-0.5	V _{CC} + 0.5	V		2
I	Current into any Non-Supply Pin		±30	mA		
I _{OUT}	Output Short Circuit Current		100.0	mA		3

$V_{CC} = 5.0 V \pm 0.5 V Systems^4$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
T _A	Operating Temperature, Commercial	0	70	°C	Ambient Temperature	1
V _{CC}	V_{CC} with Respect to GND	-0.2	7.0	V		2
V _{PP}	V_{PP} Supply Voltage with Respect to GND	-0.2	7.0	V		2
V	Voltage on any Pin (Except V_{CC} , V_{PP}) with Respect to GND	-0.5	7.0	V		2
I	Current into any Non-Supply Pin		±30	mA		
I _{OUT}	Output Short Circuit Current		100.0	mA		3

NOTES:

1. Operating temperature is for commercial product defined by this specification.

 Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5 V which, during transitions, may overshoot to V_{CC} + 2.0 V for periods < 20 ns.
 Output shorted for no more than one second. No more than one output shorted at a time.

4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

Capacitance

For 3.3 V Systems

SYMBOL	PARAMETER	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
C _{IN}	Capacitance Looking into an Address/Control Pin	6	8	pF	T _A = 25°C, f = 1.0 MHz	1
C _{OUT}	Capacitance Looking into an Output Pin	8	12	pF	T _A = 25°C, f = 1.0 MHz	1
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications		50	pF	For $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1
	Equivalent Testing Load Circuit		2.5	ns	50 Ω transmission line delay	

Capacitance

For 5.0 V Systems

SYMBOL	PARAMETER	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
C _{IN}	Capacitance Looking into an Address/Control Pin	6	8	pF	T _A = 25°C, f = 1.0 MHz	1
C _{OUT}	Capacitance Looking into an Output Pin	8	12	pF	T _A = 25°C, f = 1.0 MHz	1
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications		100	pF	For $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	1
	Equivalent Testing Load Circuit $V_{CC} \pm 10\%$		2.5	ns	25 Ω transmission line delay	
	Equivalent Testing Load Circuit $V_{CC} \pm 5\%$		2.5	ns	83 Ω transmission line delay	

NOTE:

1. Sampled, not 100% tested.


Timing Nomenclature

All 3.3 V system timings are measured from where signals cross 1.5 V. For 5.0 V systems use the standard JEDEC crosspoint definitions. Each timing parameter consists of 5 characters. Some common examples are defined below:

 $\begin{array}{ll} t_{CE} & t_{ELQV} & \text{time (t) from } \overline{CE} \ (E) \ \text{going low (L) to the outputs (Q) becoming valid (V)} \\ t_{OE} & t_{GLQV} & \text{time (t) from } \overline{OE} \ (G) \ \text{going low (L) to the outputs (Q) becoming valid (V)} \\ t_{ACC} & t_{AVQV} & \text{time (t) from address (A) valid (V) to the outputs (Q) becoming valid (V)} \\ t_{AS} & t_{AVWH} & \text{time (t) from address (A) valid (V) to } \overline{WE} \ (W) \ \text{going high (H)} \\ t_{DH} & t_{WHDX} & \text{time (t) from } \overline{WE} \ (W) \ \text{going high (H) to when the data (D) can become undefined (X)} \end{array}$


	PIN CHARACTERS		PIN STATES
А	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE (Chip Enable)	Х	Driven, but not necessarily valid
G	OE (Output Enable)	Z	High Impedance
W	WE (Write Enable)		
Р	RP (Deep Power-Down Pin)		
R	RY/BY (Ready/Busy)		
V	Any Voltage Level		
Y	<u>3/5</u> Pin		
5 V	V _{CC} at 4.5 V Min.		
3 V	V _{CC} at 3.0 V Min.		

and fall times (10% to 90%) < 10 ns.




28F016SUT-6


Figure 7. Transient Input/Output Reference Waveform (V_{CC} = 5.0 V)





AC test inputs are driven at 3.0 V for a Logic '1' and 0.0 V for a Logic '0'. Input timing begins and output timing ends at 1.5 V. Input rise and fall times (10% to 90%) < 10 ns. $_{\rm 28F016SUT-7}$

Figure 8. Equivalent Testing Load Circuit (V_{CC} = 3.3 V)












Figure 11. High Speed Transient Equivalent Testing Load Circuit (V_{CC} = 5.0 V ± 5%)

DC Characteristics

 V_{CC} = 3.3 V \pm 0.3 V, T_A = 0°C to +70°C

 $\overline{3/5}$ = Pin Set High for 3.3 V Operations

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I _{IL}	Input Load Current			±1	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I _{LO}	Output Leakage Current			±10	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I _{ccs}	V _{CC} Standby Current	4		8	μΑ	$ \begin{array}{l} V_{CC} = V_{CC} \; \underset{MAX.}{\overline{CE}_0,\; \overline{CE}_1,\; \overline{RP}} = V_{CC} \; \pm 0.2 \; V \\ \overline{BYTE},\; \overline{WP},\; \overline{3/5} = V_{CC} \; \pm 0.2 \; V \; \text{or GND} \\ \pm 0.2 \; V \end{array} $	1,4
		1		4	mA		
I _{CCD}	V _{CC} Deep Power-Down Current	1		5	μA	$\overline{RP} = GND \pm 0.2 V$	1
I _{CCR} 1	V _{CC} Read Current	30		35	mA	$ \begin{array}{l} V_{CC} = V_{CC} \; MAX., \\ CMOS: \; \overline{CE}_0, \; \overline{CE}_1 = GND \; \pm 0.2 \; V \\ \overline{BYTE} = GND \; \pm 0.2 \; V \; or \; V_{CC} \; \pm 0.2 \; V \\ Inputs = GND \; \pm 0.2 \; V \; or \; V_{CC} \; \pm 0.2 \; V \\ \overline{TTL:} \; \overline{CE}_0, \; \overline{CE}_1 = V_{IL}, \\ \overline{BYTE} = V_{IH} \; or \; V_{IL} \\ \overline{BYTE} = V_{IH} \; or \; V_{IL} \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 8 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $	1, 3, 4
I _{CCR} 2	V _{CC} Read Current	15		20	mA	$ \begin{array}{l} V_{CC} = V_{CC} \;\; MAX., \\ CMOS:\; \overline{CE}_0, \; \overline{CE}_1 = GND \; \pm 0.2 \; V \\ \overline{BYTE} = V_{CC} \; \pm 0.2 \; V \; \text{or } GND \; \pm 0.2 \; V \\ Inputs = GND \; \pm 0.2 \; V \; \text{or } V_{CC} \; \pm 0.2 \; V \\ \overline{TTL:}\; \overline{CE}_0, \; \overline{CE}_1 = V_{IL}, \\ \overline{BYTE} = V_{IH} \; \text{or } \; V_{IL} \\ Inputs = V_{IL} \; \text{or } \; V_{IH} \\ Inputs = V_{IL} \; or \; V_{IH} \\ f = 4 \; MHz, \; I_{OUT} = 0 \; mA \end{array} $	1, 3, 4
I _{CCW}	V _{CC} Write Current	8		12	mA	Word/Byte Write in Progress	1
I _{CCE}	V _{CC} Block Erase Current	6		12	mA	Block Erase in Progress	1
I _{CCES}	V _{CC} Erase Suspend Current	3		6	mA	$\overline{CE}_0, \overline{CE}_1 = V_{IH}$ Block Erase Suspended	1, 2
I _{PPS}	V _{PP} Standby Current	±1		±10	μA	$V_{PP} \leq V_{CC}$	1
I _{PPD}	V _{PP} Deep Power-Down Current	0.2		5	μΑ	$\overline{RP} = GND \pm 0.2 V$	

DC Characteristics (Continued)

 $V_{CC} = 3.3 V \pm 0.3 V$, $T_A = 0^{\circ}C$ to +70°C

 $\overline{3/5}$ = Pin Set High for 3.3 V Operations

SYMBOL	PARAMETER	TYPE	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I _{PPR}	V _{PP} Read Current			200	μA	$V_{PP} > V_{CC}$	1
I _{PPW}	V _{PP} Write Current	40		60	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress	1
I _{PPE}	V _{PP} Erase Current	20		40	mA	V _{PP} = V _{PPH} , Block Erase in Progress	1
I _{PPES}	V _{PP} Erase Suspend Current			200	μA	$V_{PP} = V_{PPH},$ Block Erase Suspended	1
V _{IL}	Input Low Voltage		-0.3	0.8	V		
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.3	V		
V _{OL}	Output Low Voltage			0.4	V	$V_{CC} = V_{CC}$ MIN. and $I_{OL} = 4$ mA	
V _{OH} ¹	Output High Voltage		2.4		V	$I_{OH} = 2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN.}$	
V _{OH} ²	Output High Voltage		V _{CC} - 0.2		V	$I_{OH} = 100 \ \mu A$ $V_{CC} = V_{CC} \ MIN.$	
V _{PPL}	V _{PP} during Normal Operations		0.0	5.5	V		
V _{PPH}	V _{PP} during Write/Erase Operations	5.0	4.5	5.5	V		
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0		V		

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 3.3 V, V_{PP} = 5.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR}. 3. Automatic Power Saving (APS) reduces I_{CCR} to less than 1 mA in Static operation.

4. CMOS inputs are either V_{CC} ± 0.2 V or GND ± 0.2 V. TTL Inputs are either V_{IL} or V_{IH}.

DC Characteristics

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$

 $\overline{3.5}$ Pin Set Low for 5 V Operations

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I _{IL}	Input Load Current			±1	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I _{LO}	Output Leakage Current			±10	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I _{ccs}	V _{CC} Standby Current	5		10	μΑ	$V_{CC} = V_{CC} MAX.,$ $\overline{CE}_0, \overline{CE}_1, \overline{RP} = V_{CC} \pm 0.2 V$ $\overline{BYTE}, \overline{WP}, \overline{3/5} = V_{CC} \pm 0.2 V \text{ or}$ $GND \pm 0.2 V$	1,4
		2		4	mA	$V_{CC} = V_{CC} MAX.,$ $\overline{CE}_{0}, \overline{CE}_{1}, \overline{RP} = V_{IH}$ $\overline{BYTE}, \overline{WP}, \overline{3/5} = V_{IH} \text{ or } V_{IL}$	
I _{CCD}	V _{CC} Deep Power-Down Current	1		5	μA	$\overline{RP} = GND \pm 0.2 V$	1
I _{CCR} 1	V _{CC} Read Current	50		60	mA	$ \begin{array}{l} V_{CC} = V_{\underline{CC}} \;\; MAX., \\ \underline{CMOS:} \;\; \overline{CE}_0, \; \overline{CE}_1 = GND \; \pm 0.2 \; V \\ \overline{BYTE} = GND \; \pm 0.2 \; V \;\; or \; V_{\underline{CC}} \; \pm 0.2 \; V \\ \mathrm{Inputs} = GND \; \pm 0.2 \; V \;\; or \; V_{\underline{CC}} \; \pm 0.2 \; V \\ \overline{TTL:} \;\; \overline{CE}_0, \; \overline{CE}_1 = V_{IL}, \\ \overline{BYTE} = V_{IH} \;\; or \; V_{IL} \\ \overline{BYTE} = V_{IH} \;\; or \; V_{IL} \\ \mathrm{Inputs} = V_{IL} \;\; or \; V_{IH} \\ f = 10 \;\; MHz, \; I_{OUT} = 0 \;\; mA \end{array} $	1, 3, 4
I _{CCR} 2	V _{CC} Read Current	30		35	mA	$ \begin{array}{l} V_{CC} = V_{CC} \;\; MAX., \\ CMOS: \;\; \overline{CE}_0, \; \overline{CE}_1 = GND \; \pm 0.2 \; V \\ \overline{BYTE} = V_{CC} \; \pm 0.2 \; V \;\; \mathrm{or} \;\; GND \; \pm 0.2 \; V \\ \mathrm{Inputs} = \; GND \; \pm 0.2 \; V \;\; \mathrm{or} \;\; V_{CC} \; \pm 0.2 \; V \\ \overline{TTL:} \;\; \overline{CE}_0, \; \overline{CE}_1 = V_{IL}, \\ \overline{BYTE} = V_{IH} \;\; \mathrm{or} \;\; V_{IL} \\ \mathrm{Inputs} = V_{IL} \;\; \mathrm{or} \;\; V_{IH} \\ \mathrm{Inputs} = V_{IL} \;\; \mathrm{or} \;\; V_{IH} \\ f = 5 \;\; MHz, \; I_{OUT} = 0 \;\; mA \end{array} $	1, 3, 4
I _{CCW}	V _{CC} Write Current	25		35	mA	Word/Byte Write in Progress	1
I _{CCE}	V _{CC} Block Erase Current	18		25	mA	Block Erase in Progress	1
I _{CCES}	V _{CC} Erase Suspend Current	5		10	mA	$\overline{CE}_0, \overline{CE}_1 = V_{IH}$ Block Erase Suspended	1, 2
I _{PPS}	V _{PP} Standby Current			±10	μA	$V_{PP} \leq V_{CC}$	1
I _{PPD}	V _{PP} Deep Power-Down Current	0.2		5	μΑ	$\overline{RP} = GND \pm 0.2 V$	1

DC Characteristics (Continued)

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$

3.5 Pin Set Low for 5 V Operations

SYMBOL	PARAMETER	TYPE	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I _{PPR}	V _{PP} Read Current	65		200	μA	$V_{PP} > V_{CC}$	1
I _{PPW}	V _{PP} Write Current	40		60	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress	1
I _{PPE}	V _{PP} Erase Current	20		40	mA	V _{PP} = V _{PPH} , Block Erase in Progress	1
I _{PPES}	V _{PP} Erase Suspend Current	65		200	μA	V _{PP} = V _{PPH} , Block Erase Suspended	1
V _{IL}	Input Low Voltage		-0.5	0.8	V		
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V		
V _{OL}	Output Low Voltage			0.45	V	$V_{CC} = V_{CC}$ MIN. and $I_{OL} = 5.8$ mA	
V _{OH} ¹	Output High Voltage		0.85 V _{CC}		V	I_{OH} = -2.5 mA V_{CC} = V_{CC} MIN.	
V _{OH} ²	Output High Voltage		V _{CC} - 0.4		V	I _{OH} = -100 μA V _{CC} = V _{CC} MIN.	
V _{PPL}	V _{PP} during Normal Operations		0.0	5.5	V		
V _{PPH}	V _{PP} during Write/Erase Operations	5.0	4.5	5.5	V		
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0		V		

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 5.0 V, V_{PP} = 5.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR}. 3. Automatic Power Saving (APS) reduces I_{CCR} to less than 2 mA in Static operation.

4. CMOS inputs are either V_{CC} ± 0.2 V or GND ± 0.2 V. TTL Inputs are either V_{IL} or V_{IH}.

AC Characteristics - Read Only Operations¹

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

SYMBOL	PARAMETER	V _{CC} = 3.3	3 V ± 0.3 V	V _{CC} = 2.	7 V - 3.6 V	UNITS	NOTE
STNBUL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNITS	NOTE
t _{AVAV}	Read Cycle Time	120		160		ns	
t _{AVEL}	Address Setup to \overline{CE} Going Low	10		10		ns	3, 4
t _{AVGL}	Address Setup to \overline{OE} Going Low	0		0		ns	3, 4
t _{AVQV}	Address to Output Delay		120		160	ns	
t _{ELQV}	CE to Output Delay		120		160	ns	2
t _{PHQV}	RP High to Output Delay		620		650	ns	
t _{GLQV}	OE to Output Delay		45		45	ns	2
t _{ELQX}	\overline{CE} to Output in Low Z	0		0		ns	3
t _{EHQZ}	\overline{CE} to Output in High Z		50		50	ns	3
t _{GLQX}	\overline{OE} to Output in Low Z	0		0		ns	3
t _{GHQZ}	\overline{OE} to Output in High Z		30		30	ns	3
t _{он}	Output Hold from Address, \overline{CE} or \overline{OE} change, whichever occurs first	0		0		ns	3
t _{FLQV} t _{FHQV}	BYTE to Output Delay		120		160	ns	3
t _{FLQZ}	BYTE Low to Output in High Z		30		30	ns	3
t _{ELFL} t _{ELFH}	$\overrightarrow{BYTE} \text{ High or Low to } \overrightarrow{CE} \text{ Low}$		5		5	ns	3

AC Characteristics - Read Only Operations¹ Continued

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

		V _{CC} = 5.0	V ± 0.25 V	V _{CC} = 5.0	0 V ± 0.5 V		NOTE
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNITS	NOTE
t _{AVAV}	Read Cycle Time	70		80		ns	
t _{AVEL}	Address Setup to \overline{CE} Going Low	10		10		ns	3, 4
t _{AVGL}	Address Setup to \overline{OE} Going Low	0		0		ns	3, 4
t _{AVQV}	Address to Output Delay		70		80	ns	
t _{ELQV}	CE to Output Delay		70		80	ns	2
t _{PHQV}	RP High to Output Delay		400		480	ns	
t _{GLQV}	OE to Output Delay		30		35	ns	2
t _{ELQX}	$\overline{\text{CE}}$ to Output in Low Z	0		0		ns	3
t _{EHQZ}	$\overline{\text{CE}}$ to Output in High Z		25		30	ns	3
t _{GLQX}	$\overline{\text{OE}}$ to Output in Low Z	0		0		ns	3
t _{GHQZ}	$\overline{\text{OE}}$ to Output in High Z		25		30	ns	3
t _{ОН}	Output Hold from Address, \overline{CE} or \overline{OE} change, whichever occurs first	0		0		ns	3
t _{FLQV} t _{FHQV}	BYTE to Output Delay		70		80	ns	3
t _{FLQZ}	BYTE Low to Output in High Z		25		30	ns	3
t _{ELFL} t _{ELFH}	CE Low to BYTE High or Low		5		5	ns	3

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements.

2. $\overline{\text{OE}}$ may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of $\overline{\text{CE}}$ without impact on t_{ELQV} .

3. Sampled, not 100% tested.

4. This timing parameter is used to latch the correct BSR data onto the outputs.




Figure 12. Read Timing Waveforms




Figure 13. BYTE Timing Waveforms




Figure 14. V_{CC} Power-Up and \overline{RP} Reset Waveforms

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE
t _{PLYL} t _{PLYH}	\overline{RP} Low to $\overline{3/5}$ Low (High)	0		μs	
t _{YLPH} t _{YHPH}	$\overline{3/5}$ Low (High) to \overline{RP} High	2		μs	1
t _{PL5V} t _{PL3V}	$\overline{\text{RP}}$ Low to V _{CC} at 4.5 V MIN. (to V _{CC} at 3.0 V min or 3.6 V MAX.)	0		μs	2
t _{PLPH}	RP 'Low'	100		ns	
t _{5VPH}	V _{CC} at 4.5 V to RP High	100		ns	3
t _{3VPH}	V _{CC} at 3.0 V or RP High	100		ns	3
t _{AVQV}	Address Valid to Data Valid for $V_{CC} = 5 V \pm 10\%$		100	ns	4
t _{PHQV}	$\overline{\text{RP}}$ High to Data Valid for V _{CC} = 5 V ± 10%		480	ns	4

NOTES:

CE₀, CE₁ and OE are switched low after Power-Up.
Minimum of 2 μs is required to meet the specified t_{PHQV} times.
The power supply may start to switch concurrently with RP going Low.
The address access time and RP high to data valid time are shown for 5 V V_{CC} operation. Refer to the AC Characteristics Read Only Operations 3.3 V V_{CC} operation and all other speed options.

AC Characteristics for $\overline{\text{WE}}$ - Controlled Command Write Operations 1

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

SYMBOL	PARAMETER	TYP.	v _{cc}	; = 3.3 ± 0).3 V	NOTE
STMBOL	PARAMEIER	ITP.	MIN.	MAX.	UNITS	NOTE
t _{AVAV}	Write Cycle Time		120		ns	
t _{VPWH}	V_{PP} Setup to \overline{WE} Going High		100		ns	3
t _{PHEL}	\overline{RP} Setup to \overline{CE} Going Low		480		ns	
t _{ELWL}	\overline{CE} Setup to \overline{WE} Going Low		10		ns	
t _{AVWH}	Address Setup to \overline{WE} Going High		75		ns	2, 6
t _{DVWH}	Data Setup to \overline{WE} Going High		75		ns	2, 6
t _{WLWH}	WE Pulse Width		75		ns	
t _{WHDX}	Data Hold from \overline{WE} High		10		ns	2
t _{WHAX}	Address Hold from WE High		10		ns	2
t _{WHEH}	\overline{CE} Hold from \overline{WE} High		10		ns	
t _{WHWL}	WE Pulse Width High		75		ns	
t _{GHWL}	Read Recovery before Write		0		ns	
t _{WHRL}	$\overline{\text{WE}}$ High to $\overline{\text{RY}}/\overline{\text{BY}}$ Going Low			100	ns	
t _{RHPL}	$\overline{\text{RP}}$ Hold from Valid Status Register (CSR, GSR, BSR) Data and $\overline{\text{RY}}/\overline{\text{BY}}$ High		0		ns	3
t _{PHWL}	\overline{RP} High Recovery to \overline{WE} Going Low		1		μs	
t _{WHGL}	Write Recovery before Read		120		ns	
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0		μs	
t _{WHQV} 1	Duration of Byte Write Operation	12	5		μs	4, 5
t _{WHQV} ²	Duration of Block Erase Operation		0.3		s	4

AC Characteristics for WE - Controlled Command Write Operations¹ (Continued)

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

SYMBOL	PARAMETER	v _{cc}	= 5.0 ± 0	.25 V	v _{cc}	= 5.0 ± (0.5 V		NOTE
STNBOL	FARAMETER	TYP.	MIN.	MAX.	TYP.	MIN.	MAX.		NOTE
t _{AVAV}	Write Cycle Time		70			80		ns	
t _{VPWH}	V_{PP} Setup to \overline{WE} Going High		100			100		ns	3
t _{PHEL}	\overline{RP} Setup to \overline{CE} Going Low		480			480		ns	
t _{ELWL}	$\overline{\text{CE}}$ Setup to $\overline{\text{WE}}$ Going Low		0			0		ns	
t _{AVWH}	Address Setup to $\overline{\text{WE}}$ Going High		50			50		ns	2, 6
t _{DVWH}	Data Setup to \overline{WE} Going High		50			50		ns	2, 6
t _{WLWH}	WE Pulse Width		40			50		ns	
t _{WHDX}	Data Hold from \overline{WE} High		0			10		ns	2
t _{WHAX}	Address Hold from $\overline{\text{WE}}$ High		10			10		ns	2
t _{WHEH}	$\overline{\text{CE}}$ Hold from $\overline{\text{WE}}$ High		10			10		ns	
t _{WHWL}	WE Pulse Width High		30			30		ns	
t _{GHWL}	Read Recovery before Write		0			0		ns	
t _{WHRL}	$\overline{\text{WE}}$ High to $\overline{\text{RY}}/\overline{\text{BY}}$ Going Low			100			100	ns	
t _{RHPL}	RP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0			0		ns	3
t _{PHWL}	\overline{RP} High Recovery to \overline{WE} Going Low		1			1		μs	
t _{WHGL}	Write Recovery before Read		60			65		ns	
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0			0		μs	
t _{WHQV} 1	Duration of Word/Byte Write Operation	8	4.5		8	4.5		μs	4, 5
t _{WHQV} ²	Duration of Block Erase Operation		0.3			0.3		S	4

NOTES:


 \overrightarrow{CE} is defined as the latter of \overrightarrow{CE}_0 or \overrightarrow{CE}_1 going Low or the first of \overrightarrow{CE}_0 or \overrightarrow{CE}_1 going High. 1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of WE for all Command Write Operations.





AC Characteristics for \overline{CE} - Controlled Command Write Operations¹

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

SYMBOL		v _{cc}	= 3.3 V ±	0.3 V		NOTE
SYMBOL	PARAMETER	TYP.	MIN.	MAX.		NOTE
t _{AVAV}	Write Cycle Time		150		ns	
t _{PHWL}	RP Setup to WE Going Low		480		ns	3
t _{VPEH}	V_{PP} Set up to \overline{CE} Going High		100		ns	3
t _{WLEL}	\overline{WE} Setup to \overline{CE} Going Low		0		ns	
t _{AVEH}	Address Setup to \overline{CE} Going High		75		ns	2, 6
t _{DVEH}	Data Setup to \overline{CE} Going High		75		ns	2, 6
t _{ELEH}	CE Pulse Width		75		ns	
t _{EHDX}	Data Hold from \overline{CE} High		10		ns	2
t _{EHAX}	Address Hold from \overline{CE} High		10		ns	2
t _{EHWH}	\overline{WE} Hold from \overline{CE} High		10		ns	
t _{EHEL}	CE Pulse Width High		75		ns	
t _{GHEL}	Read Recovery before Write		0		ns	
t _{EHRL}	\overline{CE} High to $\overline{RY}/\overline{BY}$ Going Low			100	ns	
t _{RHPL}	RP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0		ns	3
t _{PHEL}	\overline{RP} High Recovery to \overline{CE} Going Low		1		μs	
t _{EHGL}	Write Recovery before Read		120		ns	
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0		μs	
t _{EHQV} 1	Duration of Byte Write Operation	12	5		μs	4, 5
t _{EHQV} 2	Duration of Block Erase Operation		0.3		s	4

AC Characteristics for \overline{CE} - Controlled Command Write Operations¹ (Continued)

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

SYMBOL	DADAMETED	V _{CC} =	= 5.0 V ±	0.25 V	$V_{\rm CC} = 5.0 \ V \pm 0.5 \ V$				NOTE
STMBOL	PARAMETER	TYP.	MIN.	MAX.	TYP.	MIN.	MAX.		NOTE
t _{AVAV}	Write Cycle Time		70			80		ns	
t _{PHWL}	\overline{RP} Setup to \overline{WE} Going Low		480			480		ns	3
t _{VPEH}	V_{PP} Set up to \overline{CE} Going High		100			100		ns	3
t _{WLEL}	\overline{WE} Setup to \overline{CE} Going Low		0			0		ns	
t _{AVEH}	Address Setup to CE Going High		50			50		ns	2, 6
t _{DVEH}	Data Setup to CE Going High		50			50		ns	2, 6
t _{ELEH}	CE Pulse Width		40			50		ns	
t _{EHDX}	Data Hold from CE High		0			0		ns	2
t _{EHAX}	Address Hold from CE High		10			10		ns	2
t _{EHWH}	WE Hold from CE High		10			10		ns	
t _{EHEL}	CE Pulse Width High		30			50		ns	
t _{GHEL}	Read Recovery before Write		0			0		ns	
t _{EHRL}	CE High to RY/BY Going Low			100			100	ns	
t _{RHPL}	RPHold from Valid Status Register(CSR, GSR, BSR) Data andRY/BY		0			0		ns	3
t _{PHEL}	RP High Recovery to CE Going Low		1			1		μs	
t _{EHGL}	Write Recovery before Read		60			80		ns	
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY High		0			0		μs	
t _{EHQV} 1	Duration of Byte Write Operation	8	4.5		8	4.5		μs	4, 5
t _{EHQV} 2	Duration of Block Erase Operation		0.3			0.3		s	4

NOTES:

32


 \overrightarrow{CE} is defined as the latter of \overrightarrow{CE}_0 or \overrightarrow{CE}_1 going Low or the first of \overrightarrow{CE}_0 or \overrightarrow{CE}_1 going High. 1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.


- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of \overline{CE} for all Command Write Operations.



5. $\overline{\text{RP}}$ low transition is only to show t_{RHPL}; not valid for above Read and Write cycles.

28F016SUT-14



AC Characteristics for Page Buffer Write Operations¹

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$

SYMBOL	PARAMETER	v _{cc}	= 3.3 V ±	0.3 V	UNITS	NOTE
SYMBOL	PARAMETER	TYP.	MIN.	MAX.		NOTE
t _{AVAV}	Write Cycle Time		120		ns	
t _{ELWL}	$\overline{\text{CE}}$ Setup to $\overline{\text{WE}}$ Going Low		10		ns	
t _{AVWL}	Address Setup to \overline{WE} Going Low		0		ns	3
t _{DVWH}	Data Setup to \overline{WE} Going High		75		ns	2
t _{WLWH}	WE Pulse Width		75		ns	
t _{WHDX}	Data Hold from $\overline{\text{WE}}$ High		10		ns	2
t _{WHAX}	Address Hold from \overline{WE} High		10		ns	2
t _{WHEH}	$\overline{\text{CE}}$ Hold from $\overline{\text{WE}}$ High		10		ns	
t _{WHWL}	WE Pulse Width High		45		ns	
t _{GHWL}	Read Recovery before Write		0		ns	
t _{WHGL}	Write Recovery before Read		95		ns	

SYMBOL	PARAMETER	V _{CC} =	5.0 V ±	0.25 V	V _{cc} =	= 5.0 V ±		NOTE	
STNIBOL	PARAMETER	TYP.	MIN.	MAX.	TYP.	MIN.	MAX.	UNITS	NOTE
t _{AVAV}	Write Cycle Time		70			80		ns	
t _{ELWL}	\overline{CE} Setup to \overline{WE} Going Low		0			0		ns	
t _{AVWL}	Address Setup to \overline{WE} Going Low		0			0		ns	3
t _{DVWH}	Data Setup to \overline{WE} Going High		50			50		ns	2
t _{WLWH}	WE Pulse Width		40			50		ns	
t _{WHDX}	Data Hold from \overline{WE} High		0			0		ns	2
t _{WHAX}	Address Hold from $\overline{\text{WE}}$ High		10			10		ns	2
t _{WHEH}	\overline{CE} Hold from \overline{WE} High		10			10		ns	
t _{WHWL}	WE Pulse Width High		30			30		ns	
t _{GHWL}	Read Recovery before Write		0			0		ns	
t _{WHGL}	Write Recovery before Read		60			65		ns	


NOTES:

34

 \overline{CE} is defined as the latter of \overline{CE}_0 or \overline{CE}_1 going Low or the first of \overline{CE}_0 or \overline{CE}_1 going High. 1. These are \overline{WE} controlled write timings, equivalent \overline{CE} controlled write timings apply.

2. Sampled, but not 100% tested.

3. Address must be valid during the entire $\overline{\text{WE}}$ Low pulse.



Figuer 17. Page Buffer Write Timing Waveforms

Erase and Word/Byte Write Performance

 $V_{CC} = 3.3 V \pm 0.3 V$, $T_A = 0^{\circ}C$ to +70°C


SYMBOL	PARAMETER	TYP. ⁽¹⁾	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
t _{WHRH} 1	Word/Byte Write Time	12			μs		2
t _{WHRH} ²	Block Write Time	0.8		2.1	s	Byte Write Mode	2
t _{WHRH} ³	Block Write Time	0.4		1.0	S	Word Write Mode	2
	Block Erase Time	0.9		10	s		2
	Full Chip Erase Time	28.8			S		2

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$


SYMBOL	PARAMETER	TYP. ⁽¹⁾	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
t _{WHRH} 1	Byte Write Time	8			μs		2
t _{WHRH} ²	Block Write Time	0.54		2.1	s	Byte Write Mode	2
t _{WHRH} ³	Block Write Time	0.27		1.0	s	Word Write Mode	2
	Block Erase Time	0.7		10	s		2
	Full Chip Erase Time	22.4			s		2

NOTES:

25°C, V_{PP} = 5.0 V.
 Excludes System-Level Overhead.



ORDERING INFORMATION



LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similiar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

WARRANTY

SHARP warrants to Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace, SHARP will refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than SHARP. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE ARE SPECIFICALLY EXCLUDED.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.

SHARP.

NORTH AMERICA

SHARP Electronics Corporation Microelectronics Group 5700 NW Pacific Rim Blvd., M/S 20 Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Telex: 49608472 (SHARPCAM) Facsimile: (360) 834-8903 http://www.sharpmeg.com

©1997 by SHARP Corporation Issued May 1996

EUROPE

SHARP Electronics (Europe) GmbH Microelectronics Division Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Telex: 2161867 (HEEG D) Facsimile: (49) 40 2376-2232

ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: (07436) 5-1321 Telex: LABOMETA-B J63428 Facsimile: (07436) 5-1532

Reference Code SMT96111